Focused prefetching: Performance oriented prefetching based on commit stalls

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2008, Pages 339-348

  Manikantan, R ^a   Govindarajan, R ^a  

^a INDIAN INSTITUTE OF SCIENCE   (India)

Author keywords

Design; Experimentation; Performance

Indexed keywords

BENCHMARKING; COMPUTERS; INTELLIGENT CONTROL; LEARNING SYSTEMS;

CLASSIFICATION CRITERIONS; EXPERIMENTATION; L2 CACHES; PERFORMANCE; PREFETCHES; PREFETCHING;

CLASSIFIERS;

EID: 57349121016     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1375527.1375576     Document Type: Conference Paper

References (24)

1. J. Baer and T. Chen, An effective on-chip preloading scheme to reduce data access penalty. In Proc. of Supercomputing'91, 1991.
2. A. Basu, N. Kirman, M. Kirman, M. Chaudhuri, J.F. Martinez, Scavenger: A New Last Level Cache Architecture With Global Block Priority, In Proc. of Int. Symp. on Microarchitecture, 2007,
3. J.D. Collins, H. Wang, D.M. Tullsen, C. Hughes, Y-F. Lee, D. Lavery and J.P. Shen, Speculative Precomputation: Long-range Prefetching of Delinquent Loads. In Proc. of Int. Symp. Computer Architecture-28, 2001.
4. A. Cristal, D. Ortega, J. Llosa and M. Valero, Out-of-order commit processors. In Proc. of Int. Syrnp. on High Performance Computer Architecture, 2004.
5. R. Desikan, D.C. Burger, S.W. Keckler and T. Austin, Sim-alpha: a Validated, Execution-Driven Alpha 21264 Simulator. The University of Texas at Austin, Department of Computer Sciences. Technical Report TR-01-23, 2001.
6. K. Farkas, P. Chow, N. Jouppi and Z. Vranesic, Memory-system design considerations for dynamically-scheduled processors. In Proc. of Int. Symp. Computer Architecture, 1997.
7. B. Fields, S. Rubin and R. Bodik, Focusing processor policies via critical-path prediction. In Proc. of Int. Symp. Computer Architecture, 2001.
8. J.W.C. Fu and J.H. Patel, Stride directed prefetching in scalar processors. In Proc. of Int. Symp. on Microarchitecture, 1992.
9. D. Joseph and D. Grunwald. Prefetching Using Markov Predictors. In IEEE Trams. on Computer Systems, 1999.
10. N.P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proc. of Int. Symp. Computer Architecture, 1990.
11. N. Kirman, M. Kirman, M. Chaudhuri and J.F. Martinez, Checkpointed Early Load Retirement. In Proc. of Int. Symp. on High Performance Computer Architecture, 2005.
12. D. Kroft, Lockup-free instruction fetch/prefetch cache organization. In Proc. of Int. Symp. Computer Architecture, 1981.
13. W.F. Lin, S.K. Reinhardt, D. Burger and T.R. Puzak, Filtering superfluous prefetches using density vectors. In Proc. of Int. Conf. on Computer Design, 2001.
14. O. Mutlu and T. Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors. In Proc. of Int. Symp. on Microarchitecture, 2007.
15. K.J. Nesbit, A.S. Dhodapkar and J.E. Smith, AC/DC: An adaptive data cache prefetcher. In Proc. of Int. Conf. on Parallel Architectures and Compilation Techniques, 2004,
16. K.J. Nesbit and J.E. Smith, Data Cache Prefetching Using a Global History Buffer. In Proc. of Int. Symp. on High Performance Computer Architecture, 2004,
17. M.K. Qureshi, D.N. Lynch, O. Mutlu, Y.N. Patt, A Case for MLP-Aware Cache Replacement. In Proc. of Int. Symp. Computer Architecture, 2006.
18. T. Sherwood, E. Perelman, G. Hamerly and B. Calder, Automatically Characterizing Large Scale Program Behaviour. In Proc. of Int. Conf. on Architectural Support for Programming Languages and Operating Systems, 2002.
19. T. Sherwood, S. Sair and B. Calder, Predictor-Directed Stream Buffers. In Proc. of Int. Symp. on Microarchitecture, 2000.
20. S. Srinath, O. Mutlu, H. Kim, Y.N. Patt, Feedback Directed Prefetching: Improving the Performance and Bandwidth Efficiency of Hardware Prefetchers. In Proc. of Int. Symp. on High Performance Computer Architecture, 2007.
21. S.T. Srinivasan, R.D-C. Ju, A.R. Lebeck, C.R. Wilkerson, Locality vs. Criticality. In In Proc. of Int. Symp. Computer Architecture, 2001,
22. V. Srinivasan, G.S. Tyson and E.S. Davidson. A static filter for reducing prefetch traffic. CSE-TR-400-99, University of Michigan Technical Report, 1999.
23. Z. Wang, D. Burger, K. McKinley, S. Reinhardt and C. Weems, Guided Region Prefetching: A Cooperative Hardware/Software Approach. In Proc. of Int. Symp. Computer Architecture, 2003.
24. X. Zhuang and H.H.S. Lee, A hardware-based cache pollution filtering mechanism for aggressive prefetches. In Proc. of Int. Conf. on Parallel Processing, 2003.