Digital signal processing engine design for polar transmitter in wireless communication systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 6026-6029

  Ko, Hung Yang ^a   Wang, Yi Chiuan ^a   Wu, An Yeu Andy ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS PROCESS; CO-ORDINATE ROTATION DIGITAL COMPUTERS; DIGITAL PARTS; DIGITAL PHASE MODULATORS; DIRECT DIGITAL FREQUENCY SYNTHESIZER; HIGH EFFICIENCY POWER AMPLIFIERS; MULTIMODE; NEW DESIGN; POLAR MODULATION; POLAR TRANSMITTER; PROTOTYPE CHIP; WIRELESS COMMUNICATION SYSTEM; WIRELESS SYSTEMS;

CELLULAR TELEPHONE SYSTEMS; COMMUNICATION SYSTEMS; DIGITAL COMPUTERS; FREQUENCY SYNTHESIZERS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MACHINE DESIGN; MOBILE COMPUTING; MODULATION; POWER AMPLIFIERS; SIGNAL PROCESSING; TRANSMITTERS;

DIGITAL SIGNAL PROCESSING;

EID: 56849112625     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1466013     Document Type: Conference Paper

References (10)

1. Nagle, P.; Burton, P.; Heaney, E.; McGrath, F., "A wideband linear amplitude modulator for polar transmitters based on the concept of interleaving delta modulation," IEEE Journal of Solid-State Circuits, vol. 37, pp. 1748-1756, Dec. 2002.
2. Rudolph, D.; "Out-of-band emissions of digital transmissions using Kahn EER technique," IEEE Trans., Microwave Theory and Techniques, vol. 50, pp. 1979-1983. Aug. 2002.
3. Vankka, J.; "Digital frequency synthesizer/modulator for continuous-phase modulations with slow frequency hopping," IEEE Trans., Vehicular Technology, vol. 46, pp. 933-940, Nov. 1997.
4. Chen, A.; Yang, S.; "Reduced complexity CORDIC demodulator implementation for D-AMPS and digital IFsampled receiver," in Proc. Globecom '98, vol.3, pp.1491-1496, Nov. 1998.
5. M. Flickner, J. Hafner, and E.J. Rodriguez, and J.L.C. Sanz; "Fast least-squares curve fitting using quasi-orthogonal splines," IEEE Int. Image Processing, vol. 1, pp. 686-690, Nov. 1994.
6. Elguibaly, F.; "A fast parallel multiplier-accumulator using the modified Booth algorithm," IEEE Trans., Circuits and Systems, vol. 47 , pp. 902-908 , Sept. 2000
7. Langlois, J.M.P.; Al-Khalili, D.; "Low power direct digital frequency synthesizers in 0.18 /spl mu/m CMOS," IEEE CICC Proceedings, pp. 21-24, Sept. 2003.
8. A. Torosyan, Dengrwei Fu, Jr. Willson A. N., "A 300 MHz quadrature direct digital synthesizer/mixer in 0.25 μm CMOS," in IEEE Solid-State Circuits Conference, vol. 1, pp. 132 -133, 2002.
9. Kalle I. Palomaki and Jarkko Niittylahti; "Phase-to-Amplitude Mapping in Direct Digital Frequency Synthesizers Using Series Approximation," EURASIP Journal on Applied Signal Processing, 2001.
10. D. De Caro, E. Napoli, A. G. M. Strollo, "Direct digital frequency synthesizers using high-order polynomial approximation," IEEE Solid-State Circuits Conference, vol. 1 , pp. 134 -135, 2002.