Liquid crystal holographic configurations for optically reconfigurable gate arrays

Applied Optics

Volumn 47, Issue 26, 2008, Pages 4692-4700

  Yamaguchi, Naoki ^a   Watanabe, Minoru ^a  

^a SHIZUOKA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CONNECTORS; HOLOGRAPHY; LIQUID CRYSTALS; RECONFIGURABLE HARDWARE; VLSI CIRCUITS;

GATE ARRAYS; HOLOGRAPHIC MEMORY; LASER ARRAYS; OPTICALLY RECONFIGURABLE GATE ARRAYS; PARALLEL CONNECTIONS; REWRITABLE;

LOGIC GATES;

EID: 56849098904     PISSN: 1559128X     EISSN: 15394522     Source Type: Journal    
DOI: 10.1364/AO.47.004692     Document Type: Article

References (15)

1. Altera Corporation, "Altera Devices," http://www.altera.com.
2. Xilinx Inc., "Xilinx Product Data Sheets," http://www.xilinx. com.
3. Lattice Semiconductor Corporation, "LatticeECP and EC Family Data Sheet," http://www.latticeserni.co.jp/products, 2005.
4. http://www.ipflex.co.jp.
5. H. Nakano, T. Shindo, T. Kazami, and M. Motomura, "Development of dynamically reconfigurable processor LSI," NEC Tech. J. 56, 99-102 (2003).
6. A. Dehon, "Dynamically programmable gate arrays: a step toward increased computational density," in Proceedings of the Fourth Canadian Workshop on Field Programmable Devices (University of Toronto, 1996), pp. 47-54.
7. S. M. Scalera and J. R. Vazquez, "The design and implementation of a context switching FPGA," in IEEE Symposium on FPGAs for Custom Computing Machines, 1998. Proceedings (IEEE, 1998), pp. 78-85.
8. S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A time-multiplexed FPGA," in The 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines, 1997. Proceedings (IEEE, 1997), pp. 22-28.
9. D. Jones and D. M. Lewis, "A time-multiplexed FPGA architecture for logic emulation," in Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, 1995 (IEEE, 1995), pp. 495-498.
10. T. Yatagai, "Optical space-variant logic-gate array based on spatial encoding technique," Opt. Lett. 11, 260-262 (1986).
11. S. Fukushima and T. Kurokawa, "Programmable hybrid parallel processing for real-time digital logic operations," Opt. Lett. 12, 965-967 (1987).
12. J. Mumbru, G. Panotopoulos, D. Psaltis, X. An, F. Mok, S. Ay, S. Barna, and E. Fossum, "Optically programmable gate array," Proc. SPIE 4089, 763-771 (2000).
13. J. Mumbru, G. Zhou, X. An, W. Liu, G. Panotopoulos, F. Mok, and D. Psaltis, "Optical memory for computing and information processing," Proc. SPIE 3804, 14-24 (1999).
14. J. Mumbru, G. Zhou, S. Ay, X. An, G. Panotopoulos, F. Mok, and D. Psaltis, "Optically reconfigurable processors," Proc. SPIE CR74, 265-288 (1999).
15. M. Miyano, M. Watanabe, and F. Kobayashi, "Optically differential reconfigurable gate array," Electron. Commun. Jpn. Part II, 90(11), 132-139 (2007).