SAMS: Single-affiliation multiple-stride parallel memory scheme

Conference on Computing Frontiers - Proceedings of the 2008 Workshop on Memory Access on Future Processors: A Solved Problem MAW'08

Volumn , Issue , 2008, Pages 359-367

  Chunyang, Gou ^a   Kuzmanov, Georgi ^a   Gaydadjiev, Georgi N ^a  

^a Delft University of Technology ^*  (Netherlands)

Author keywords

Memory access; Multimodule memory; Parallel memory schemes; Stride

Indexed keywords

HARDWARE; PARALLEL PROCESSING SYSTEMS; TECHNICAL PRESENTATIONS; VECTORS;

ADDRESS TRANSLATIONS; FREE ACCESSES; HARDWARE IMPLEMENTATIONS; HARDWARE RESOURCE UTILIZATIONS; LOGIC DELAYS; MEMORY ACCESS; MEMORY MODULES; MULTIMODULE MEMORY; PARALLEL MEMORY SCHEMES; RECONFIGURABLE; SIMD PROCESSING; STRIDE;

DATA STORAGE EQUIPMENT;

EID: 56849098388     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1366219.1366220     Document Type: Conference Paper

References (22)

1. D. Baily. Vector computer memory bank contention. IEEE Trans. Computers, 36:293-298, Mar. 1987.
2. P. Budnik and D. Kuck. The organization and use of parallel memories. IEEE Trans. Computers, C(20):1566-1569, Dec. 1971.
3. D. T. Harper III. Block, multistride vector and FFT accesses in parallel memory systems. IEEE Trans. Parallel and Distributed Systems, 2(1):43-51, 1991.
4. D. T. Harper III. Increased memory performance during vector accesses through the use of linear address transformations. IEEE Trans. Computers, 41(2):227-230, 1992.
5. D. T. Harper III and D. A. Linebarger. Conflict-free vector access using a dynamic storage scheme. IEEE Trans. Computers, 40(3):276-283, 1991.
6. R. Espasa, M. Valero, and J. E. Smith. Vector architectures: past, present and future. In Proceedings of the 12th international conference on Supercomputing, pages 425-432, 1987.
7. S. Hammond, R. Loft, and P. Tannenbaum. Architecture and application: The performance of the NEC SX-4 on the NCAR benchmark suite. In Proceedings of the ACM/IEEE Conference On Supercomputing 1996, pages 22-22, 1996.
8. W.-C. Hsu and J. Smith. Performance of cached DRAM organizations in vector supercomputers. ACM SIGARCH Computer Architecture News, 21:327-336, May 1993.
9. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the Cell multiprocessor. IBM J. Res. & Dev., 49(4/5):589-604, 2005.
10. C. Keltcher, K. McGrath, A. Ahmed, and P. Conway. The AMD Opteron processor for multiprocessor servers. IEEE Micro, pages 66-76, Mar. 2003.
11. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, pages 21-29, Mar. 2005.
12. L. Kontothanassis, R. Sugumar, G. Faanes, J. Smith, and M. Scott. Cache performance in vector supercomputers. In Proceedings of the ACM/IEEE Conference On Supercomputing 1994, pages 255-264, 1994.
13. C. Kozyrakis. Scalable Vector Media-Processors for Embedded Systems. PhD Thesis, UC Berkeley, Berkeley, CA, USA, May 2002.
14. H. Q. Le, W. J. Starke, J. S. Fields, F. P. O'Connell, D. Q. Nguyen, B. J. Ronchetti, W. M. Sauer, E. M. Schwarz, and M. T. Vaden. IBM POWER 6 microarchitecture. IBM J. Res. & Dev., 51(6):639-662, 2007.
15. D. Nuzman, I. Rosen, and A. Zaks. Auto-vectorization of interleaved data for SIMD. In PLDI '06: Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation, pages 132-143, New York, NY, USA, 2006. ACM.
16. A. Pajuelo, A. Gonzalez, and M. Valero. Speculative dynamic vectorization. In Proceedings of the 29th Ann. Int'l Symp. Computer Architecture, pages 271-280, 2002.
17. G. Ren, P. Wu, and D. Padua. Optimizing data permutations for SIMD devices. SIGPLAN Not, 41(6):118-131, 2006.
18. R. M. Russell. The CRAY-1 computer system. Communications of the ACM, pages 63-72, Jan. 1978.
19. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. POWER 5 system microarchitecture. IBM J. Res. & Dev., 49(4/5):505-521, 2005.
20. T. Sun and Q. Yang. A comparative analysis of cache designs for vector processing. IEEE Trans. Computers, 48:331-344, Mar. 1999.
21. J. M. Tendler, J. S. Dodson, J. S. Fields, H. L. Jr., and B. Sinharoy. POWER 4 system microarchitecture. IBM J. Res. & Dev., 46(1):5-25, Jan. 2002.
22. M. Valero, T. Lang, M. Peiron, and E. Ayguade. Conflict-free access for streams in multimodule memories. IEEE Trans. Computers, 44:634-646, 1995.