Experience on optimizing irregular computation for memory hierarchy in manycore architecture

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2008, Pages 279-280

  Tan, Guangming ^a   Fan, Dongrui ^a   Zhang, Junchao ^a   Russo, Andrew ^b   Gao, Guang R ^b  

^a INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

^b UNIVERSITY OF DELAWARE   (United States)

Author keywords

Irregular computation; Memory hierarchy; Percolation; Synchronization

Indexed keywords

EID: 56849088406     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1345206.1345255     Document Type: Conference Paper

References (5)

1. Denneau, M., and Warren, Jr., H. S. 2005. 64-bit Cyclops: Principles of operation. IBM Tech-report.
2. D. Fan, N. Yuan, J. Zhang. 2007 Design Philosophy and Microarchitecture of Many-core GodsonT. ICT Tech-report.
3. Brandes, U. 2001. A faster algorithm for betweenness centrality. Journal of Mathematical Sociology 25, 2, 163-177. (Pubitemid 33398479)
4. Bader, D. A. Hpcs scalable synthetic compact applications 2 graph analysis, www.highproductivity.org/SSCABmks.htm.
5. L. Lftode, J. P. Singh, K. Li. 1996. Scope Consistency: A Bridge between Release Consistency and Entry Consistency Proc. of the 8th ACM Annual Symp. on Parallel Algorithms and Architectures (SPAA '96)