A self-balancing striping scheme for NAND-flash storage systems

Proceedings of the ACM Symposium on Applied Computing

Volumn , Issue , 2008, Pages 1715-1719

  Chang, Yu Bin ^a   Chang, Li Pin ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Embedded systems; Flash memory; Storage systems

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; INTEGRATED CIRCUITS; QUALITY ASSURANCE; REDUNDANCY; RELIABILITY;

ACCESS LOCALITIES; CODE BLOCKS; DATA BLOCKS; ERASURE CODES; FLASH STORAGES; LOAD BALANCING; MEMORY BANKS; MEMORY STORAGES; MULTIPLE MEMORIES; REALISTIC DATUMS; REDUNDANCY ALLOCATIONS; REQUEST SCHEDULING; RESPONSE TIMES; STORAGE SYSTEMS;

FLASH MEMORY;

EID: 56749179724     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1363686.1364094     Document Type: Conference Paper

References (12)

1. F. Douglis, R. Caceres, F. Kaashoek, K. Li, B. Marsh, and J.A. Tauber, "Storage Alternatives for Mobile Computers," Proceedings of the USENIX Operating System Design and Implementation, 1994.
2. Samsung Electronics Company, "K9NBG08U5M 4Gb * 8 Bit NAND Flash Memory Data Sheet".
3. L. P. Chang, and T. W. Kuo, "An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems," Proceedings of The 8th IEEE Real-Time and Embedded Technology and Applications Symposium, 2002.
4. L. P. Chang and T. W. Kuo, "Efficient Management for Large-Scale Flash-Memory Stroage Systems with Resource Conservation", ACM Transactions on Storage, Vol. 1, Issue 4, 2005.
5. J. U. Kang, J. S. Kim, C. Park, H. J. Park, and J. W. Lee, "A Multi-Channel Architecture for High-Performance NAND flash-based Storage System," Journal of System Architecture, Vol 52, Issue 9, 2007.
6. J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho, "A Space-Efficient Flash Translation Layer for Compactflash Systems," IEEE Transactions on Concumer Electronics, Vol. 48, No. 2, 2002.
7. C. Park, P. Talawar, D. Won, M. J. Jung, J. B. Im, S. S. Kim, and Y. J. Choi, "A High Peroformance Controller for NAND Flash-based Solid State Disk (NSSD)," in Proceedings of the 21st IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW), 2006.
8. J. S. Plank, A. L. Buchsbaum, R. L. Collins, and M. G. Thomason, "Small Parity-Check Erasure Codes - Exploration and Observations," in Proceedings of the International Conference on Dependable Systems and Networks, 2005.
9. M. O. Rabin, "Efficient Dispersal of Information for Security, Load Banalcing, and Fault Tolerance," Journal of the ACM, Vol. 36, Issue 2, 1989.
10. M. Blaum, J. Brady, J. Bruck, J. Menon, "EVENODD: An Efficient Scheme for Tolerating Double Disk Failures in RAID Architectures," IEEE Transactions on Computers, vol. 44, no. 2, 1995
11. S. W. Lee, D. J. Park, T. S. Chung, D. H. Lee, S. W. Park, and H. J. Song, "A log buffer-based flash translation layer using fully-associative sector translation," ACM Transactions on Embedded Computing Systems, Vol 6, Issue 3, 2007.
12. D. MacKay, "Information Theory, Inference, and Learning Algorithms," Cambridge University Press, ISBN 9780521642989, 2003