Configurable logic style translation based on an openaccess engine

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2005, Pages

  Valentini, E ^a   Haselwanter, E ^a   Ulmer, R ^a   Popp, T ^a  

^a GRAZ UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

Logic style translation; OpenAccess; SCA resistant logic style; Semi custom design flow

Indexed keywords

COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; NETWORKS (CIRCUITS); SOLUTIONS; TRANSLATION (LANGUAGES);

CHANNEL ANALYSES; CIRCUIT DESIGNS; CONFIGURABLE; CONFIGURABLE LOGICS; COUNTER-MEASURES; CUSTOM DESIGNS; ELECTRONIC DESIGN AUTOMATIONS; GATE LEVELS; INTEGRATED CIRCUIT DESIGNS; LOGIC STYLE TRANSLATION; LOGIC STYLES; OPEN ACCESSES; OPENACCESS; SCA-RESISTANT LOGIC STYLE; SEMI-CUSTOM DESIGN FLOW;

DESIGN;

EID: 56749175762     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2005.4633506     Document Type: Conference Paper

References (15)

1. Paul C. Kocher, Joshua Jaffe, and Benjamin Jun, "Differential Power Analysis," in CRYPTO '99, Santa Barbara, USA. LNCS, Springer.
2. Jan M. Rabaey, Digital Integrated Circuits, Prentice Hall, 1996.
3. Kris Tiri and Ingrid Verbauwhede, "Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology," in CHES 2003, Cologne, Germany. LNCS, Springer.
4. Kris Tiri and Ingrid Verbauwhede, "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation," in DATE 2004, Paris. IEEE.
5. Johannes Blömer, Jorge Guajardo Merchan, and Volker Krummel, "Provably Secure Masking of AES," Cryptology ePrint Archive (http://eprint.iacr.org/).
6. Yuval Ishai, Amit Sahai, and David Wagner, "Private Circuits: Securing Hardware against Probing Attacks," in CRYPTO 2003, Santa Barbara, USA. LNCS, Springer.
7. Kris Tiri and Ingrid Verbauwhede, "Place and Route for Secure Standard Cell Design," in CARDIS 2004.
8. Terry Blanchard, Rick Ferreri, and Jim Wilmore, "The OpenAccess Coalition - The Drive to an Open Industry Standard Information Model, API, and Reference Implementation for IC Design Data," 2002.
9. Josef T Santos, "Overview of OpenAccess: The Next-Generation Database for IC Design," 2003, http://www.techonline.com/community/ tech_group/eda/tech_paper/33063.
10. OpenAccess Coalition, "IH03 Technical Roadmap," 1 2004, http://www.si2.org/index.html?openaccess/Roadmap.html.
11. Mark Bales, "Facilitating EDA Flow Interoperability with the OpenAccess Design Database," .
12. Joanne Shell and Kevin Grant, "Road to Open Access," 2 2003, http://www.si2.org/oa_conf/papers/ Motorola. pdf.
13. Ted Paone, "Adoptiong OpenAccess Technology," 2 2003, http://www.si2.org/oa_conf/papers/ Cadence_TP.pdf.
14. Kris Tiri and Ingrid Verbauwhede, "Synthesis of Secure FPGA Implementations," Cryptology ePrint Archive (http://eprint.iacr.org/), Report 2004/068, 2004.
15. Danil Sokolov, Julian Murphy, Alex Bystrov, and Alex Yakovlev, "Improving the Security of Dual-Rail Circuits," in CHES 2004: Cambridge, MA, USA. LNCS, Springer.