Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching

Conference on Computing Frontiers - Proceedings of the 2008 Conference on Computing Frontiers, CF'08

Volumn , Issue , 2008, Pages 129-138

  Romanescu, Bogdan F ^a   Bauer, Michael E ^a   Ozev, Sule ^a   Sorin, Daniel J ^a  

^a Duke University   (United States)

Author keywords

Microarchitecture; Process variability

Indexed keywords

CLOCKS; CRITICALITY (NUCLEAR FISSION); PLANNING; RESOURCE ALLOCATION;

ARCHITECTURAL TECHNIQUES; CLOCK FREQUENCIES; CORE PROCESSES; DESIGN ENGINEERS; FUNCTIONAL UNITS; MICROARCHITECTURE; PERFORMANCE EFFECTS; PREFETCH; PREFETCHING; PROCESS VARIABILITY; SLOW COMPONENTS; SPEED BINNING;

FREQUENCY ALLOCATION;

EID: 56749160835     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1366230.1366257     Document Type: Conference Paper

References (24)

1. A. Agarwal et al. Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture. IEEE Journal of Solid-State Circuits, 40(9): 1804-1814, 2005.
2. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2):59-67, Feb. 2002.
3. S. Borkar. Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation. IEEE Micro, 25(6): 10-16, Nov/Dec 2005.
4. M. D. Brown, J. Stark, and Y. N. Patt. Select-Free Scheduling Logic. In Proc. 34rd Annual I Int'l Symp. on Microarchitecture, pages 204-213, Dec. 2001.
5. Z. Chishti and T. N. Vijaykumar. Wire Delay is Not a Problem for SMT (in the near future). In Proceedings of the 32nd Annual International Symposium on Computer Architecture, pages 40-51, June 2005.
6. A. Das, S. Ozdemir, G. Memik, J. Zambreno, and A. Choudhary. Microarchitectures for Managing Chip Revenues under Process Variations. IEEE Computer Architecture Letters, June 2007.
7. D. Ernst et al. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. In Proc. 36th Annual Int'l Symp. on Microarchitecture, Dec. 2003.
8. B. Fields, S. Rubin, and R. Bodik. Focusing Processor Policies via Critical-Path Prediction. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 74-85, July 2001.
9. International Technology Roadmap for Semiconductors, 2003.
10. D. Joseph and D. Grunwald. Prefetching Using Markov Predictors. In Proc. 24th Annual Int'l Symp. on Computer Architecture, pages 252-263, June 1997.
11. N. P. Jouppi. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In Proc. 17th Annual Int'l Symp. on Computer Architecture, pages 364-373, May 1990.
12. R. E. Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 19(2):24-36, March/April 1999.
13. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way Multithreaded SPARC Processor. IEEE Micro, 25(2):21-29, Mar/Apr 2005.
14. A.-C. Lai, C. Fide, and B. Falsafi. Dead-Block Prediction & Dead-Block Correlating Prefetchers. In Proceedings of the 28th Annual International Symposium on Computer Architecture, July 2001.
15. X. Liang and D. Brooks. Latency Adaptation of Multiported Register Files to Mitigate Variations. In Proceedings of the Workshop on Architectural Support for Gigascale Integration, June 2006.
16. X. Liang and D. Brooks. Mitigating the Impact of Process Variations on Processor Register Files and Execution Units. In Proc. 39th Annual Int'l Symposium on Microarchitecture, Dec. 2006.
17. S. Nassif. Design for Variability in DSM Technologies. In Proc. of First Int'l Symp. on Quality of Electronic Design, pages 451-454, Mar. 2000.
18. S. Ozdemir et al. Yield-Aware Cache Architectures. In Proceedings of the 39th Annual Int 7 Symposium on Microarchitecture, pages 15-25, Dec. 2006.
19. B. F. Romanescu, M. E. Bauer, S. Ozev, and D. J. Sorin. VariaSim: Simulating Circuits and Systems in the Presence of Process Variability. Technical Report 2007-3, Department of Electrical and Computer Engineering, Duke University, June 2007.
20. T. Sherwood et al. Automatically Characterizing Large Scale Program Behavior. In Proc. of the Tenth Int'l Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
21. S. T. Srinivasan and A. R. Lebeck. Load Latency Tolerance in Dynamically Scheduled Processors. In Proc. of the 31st Annual International Symposium on Microarchitecture, pages 148-159, Nov. 1998.
22. A. Tiwari, S. R. Sarangi, and J. Torrellas. ReCycle: Pipeline Adaptation to Tolerate Process Variability. In Proceedings of the 34th Annual International Symposium on Computer Architecture, June 2007.
23. J. W. Tschanz et al. Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage. IEEE Journal of Solid-State Circuits, 37(11):1396-1402, Nov. 2002.
24. X. Vera, O. Unsal, and A. Gonzalez. X-Pipe: An Adaptive Resilient Microarchitecture for Parameter Variations. In Proc. of the Workshop on Architectural Support for Gigascale Integration, June 2006.