A double-balanced quadrature-input quadrature-output regenerative frequency divider for UWB synthesizer applications

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 9, 2008, Pages 2944-2951

  Zheng, Hui ^a   Luong, Howard C ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

dB linear VGA; DC offset; Direct conversion receiver; Divider; I Q tuning; Image rejection; IQ; LO generation; Phase locked loop (PLL); Pre distortion compensation; Quadrature; Sideband rejection; Single sideband; Synthesizer; Ultra wideband; Ultra wideband (UWB); Voltage controlled oscillator (VCO)

Indexed keywords

CIRCUIT OSCILLATIONS; FREQUENCY DIVIDING CIRCUITS; IMAGE PROCESSING; OSCILLISTORS; PHASE LOCKED LOOPS; RADIO RECEIVERS; VARIABLE FREQUENCY OSCILLATORS; VOLTAGE DIVIDERS;

DB-LINEAR VGA; DC OFFSETS; DIRECT CONVERSION RECEIVERS; DIVIDER; IMAGE REJECTION; LO GENERATION; PHASE LOCKED LOOP (PLL); PRE-DISTORTION COMPENSATION; QUADRATURE; SIDEBAND REJECTION; SINGLE SIDE BANDS; SYNTHESIZER;

ULTRA-WIDEBAND (UWB);

EID: 56349163940     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.920112     Document Type: Article

References (15)

1. S. Lou, H. Zheng, and H. C. Luong, "A 1.5-V 9-band CMOS receiver front-end with on-chip synthesizer for MB-OFDM UWB system," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2006, pp. 801-804.
2. A. Ismail and A. Abidi, "A 3.1 to 8.2 GHz direct conversion receiver for MB-OFDM UWB communications," in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2005, pp. 208-209.
3. S. Li, I. Kipnis, and M. Ismail, "A 10-GHzCMOS quadrature LC-VCO for multirate optical applications," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1626-1633, Oct. 2003.
4. A. W. L. Ng and H. C. Luong, "A 1 V 17 GHz 5mWquadrature CMOS VCO based on transformer coupling," in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2006, pp. 198-199.
5. P. Andreani, A. Bonfanti, L. Romano, and C. Samori, "Analysis and design of a 1.8-GHz CMOS LC quadrature VCO," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1737-1746, Oct. 2003.
6. A. Mazzanti, P. Uggetti, and F. Svelto, "Analysis and design of injection-locked LC dividers for quadrature generation," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1425-1432, Apr. 2004.
7. A. Mazzanti, L. Larcher, and F. Svelto, "Balanced CMOS LC-tank analog frequency dividers for quadrature LO generation," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2005, pp. 575-578.
8. A. Mazzanti and F. Svelto, "A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase accuracy," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 3, pp. 554-560, Mar. 2006.
9. R. Nonis, E. Palumbo, P. Palestri, and L. Selmi, "A design methodology for MOS current-mode logic frequency dividers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 245-254, Feb. 2007.
10. K. Sengupta, T. K. Bhattacharyya, and H. Hashemi, "A nonlinear transient analysis of regenerative frequency dividers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 12, pp. 2646-2660, Dec. 2007.
11. T. Shibasaki, H. Tamura, K. Kanda, H. Yamaguchi, J. Ogawa, and T. Kuroda, "A 20-GHz injection-locked LC divider with a 25% locking range," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 170-171.
12. H. Zheng and H. C. Luong, "A 0.9-V double-balanced quadrature-input quadrature-output frequency divider," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2006, pp. 37-40.
13. J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18-μmCMOS technology," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 594-600, Apr. 2004.
14. R. L. Miller, "Fractional-frequency generators utilizing regenerative modulation," in Proc. Inst. Radio Eng., Jul. 1939, pp. 446-457.
15. B. Razavi, RF Microelectronics. : Prentice Hall, 1998.