|
Volumn , Issue , 2008, Pages 222-229
|
Designing an efficient kernel-level and user-level hybrid approach for MPI intra-node communication on multi-core systems
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BENCHMARKING;
MICROPROCESSOR CHIPS;
TOPOLOGY;
CACHE UTILIZATIONS;
COLLECTIVE OPERATIONS;
COMMUNICATION BUFFERS;
COMMUNICATION SCHEMES;
CORE CLUSTERS;
CORE PROCESSORS;
CRITICAL COMPONENTS;
HIGH PERFORMANCE COMPUTING;
HYBRID APPROACHES;
MICROBENCHMARKS;
MULTI-CORE SYSTEMS;
SHARED MEMORIES;
SKEW EFFECTS;
DATA STORAGE EQUIPMENT;
|
EID: 55849129274
PISSN: 01903918
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICPP.2008.16 Document Type: Conference Paper |
Times cited : (23)
|
References (21)
|