A performance counter based workload characterization on blue gene/P

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2008, Pages 330-337

  Ganesan, Karthik ^a   John, Lizy ^a   Salapura, Valentina ^b   Sexton, James ^b  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL INFORMATIONS; BLUE GENES; CACHE HIERARCHIES; CHIP MULTIPROCESSOR ARCHITECTURES; COMPILER OPTIMIZATIONS; DYNAMIC INSTRUCTIONS; INTERFACE LIBRARIES; MICRO-PROCESSORS; MODES OF OPERATIONS; NAS BENCHMARKS; NAS PARALLEL BENCHMARKS; PERFORMANCE COUNTERS; SECOND GENERATIONS; SIMD INSTRUCTIONS; SUPERIOR PERFORMANCES; VIRTUAL NODES; WORKLOAD CHARACTERIZATIONS;

AGGLOMERATION; BENCHMARKING; DECISION SUPPORT SYSTEMS; FEATURE EXTRACTION; INFORMATION MANAGEMENT; OPTIMIZATION; PROGRAM COMPILERS; SUPERCOMPUTERS;

MICROPROCESSOR CHIPS;

EID: 55849124764     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2008.57     Document Type: Conference Paper

References (20)

1. Valentina Salapura Karthik Ganesan Alan Gara Michael Gschwind James C. Sexton and Robert E. Walkup. Next-generation performance counters: Monitoring over thousand concurrent events.
2. http://en.wikipedia.org/wiki/blue gene. Wikipedia.
3. N. Garner K. London S. Browne, J. Dongarra and P. Mucci. A scalable cross-platform infrastructure for application performance tuning using hardware counters. Proc. SC2000: High Performance Networking and Computing Conf, 2000.
4. S. Moore P. Mucci K. Seymour K. London, J. Dongarra and T. Spencer. Enduser tools for application performance analysis using hardware counters. Proc. International Conference on Parallel and Distributed Computing Systems, 2001.
5. IBM Corporation. The power4 processor introduction and tuning guide. http://www.redbooks.ibm.com/pubs/pdfs/redbooks/sg247041.pdf.
6. AMD. Athlon processor x86 code optimization guide. http://www. freewebs.com/gkofwarf/amdperfmon.htm.
7. Intel Corporation. Intel itanium 2 reference manual for software development and optimization. http://www.intel.com/design/itanium2/manuals/ 251110.htm.
8. B. Sprunt. Pentium 4 performance monitoring features. IEEE Micro, 22(4):72-82, August 2002.
9. L. DeRose. The hardware performance monitor toolkit. In Proceedings of Euro-Par, pages 122131, August 2001.
10. Robert W. Wisniewski Reza Azimi, Michael Stumm. Online performance analysis by statistical sampling of microprocessor performance counters. Proceedings of the 19th annual international conference on Supercomputing, 2005.
11. B. Buck and J. K. Hollingsworth. Using hardware performance monitors to isolate memory bottlenecks. Proceedings of Supercomputing02, November 2002.
12. Intel Corporation. Intel ia-64 architecture software developer's manual, volume 4: Itanium processor programmer's guide,. 2000.
13. Luiz DeRose Pedro Mindlin, Jose R. Brunheroto and Jose E. Moreira. Obtaining hardware performance metrics for the bluegene/l supercomputer. Lecture Notes in Computer Science - Springer Berlin / Heidelberg, Volume 2790/2004, 2003.
14. S. Moore P. Mucci D. Terpstra H. You J. Dongarra, K. London and M. Zhou. Experiences and lessons learned with a portable interface to hardware performance counters. Proceedings of PADTAD Workshop, IPDPS Meeting.
15. Research Centre Juelich GmbH. The performance counter library: A common interface to access hardware performance counters on microprocessors. http://www.fzjuelich.de/zam/PCL/.
16. J. M. May. Software for multiplexing hardware performance counters in multithreaded programs. Proceedings of 2001 International Parallel and Distributed Processing Symposium, April 2001.
17. M. Pettersson. Linux x86 performance-monitoring counters. http://www.freewebs.com/gkofwarf/x86perftools.htm Uppsala University, 2002.
18. L. DeRose J. Caubet, J. G. J. Labarta and J. Vetter. A dynamic tracing mechanism for performance analysis of openmp applications. Proceedings of the Workshop on OpenMP Applications and Tools -WOMPAT 2001, July 2001.
19. D. H. Ahn and J. S. Vetter. Scalable analysis techniques for microprocessor performance counter metrics. Proceedings of SC2002, Baltimore, Maryland, November 2002.
20. W. Saphir R. van der Wijngaart A.Woo D. Bailey, T. Harris and M.Yarrow. The nas parallel benchmarks 2.0. Technical Report NAS-95-929, NASA Ames Research Center, December 1995.