|
Volumn , Issue , 2008, Pages 191-196
|
The design of SVPWM IP core based on FPGA
|
Author keywords
[No Author keywords available]
|
Indexed keywords
DIGITAL ARITHMETIC;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
PULSE WIDTH MODULATION;
BASIC PRINCIPLES;
BASIC STRUCTURES;
DIGITAL DESIGNS;
DIGITAL HARDWARES;
IP CORES;
MATHEMATICAL FORMULAS;
VECTOR ANALYSIS;
EMBEDDED SYSTEMS;
|
EID: 55349146957
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICESS.Symposia.2008.67 Document Type: Conference Paper |
Times cited : (8)
|
References (6)
|