Hardware-software approaches to in-circuit emulation for embedded processors

IEEE Design and Test of Computers

Volumn 25, Issue 5, 2008, Pages 462-477

  Kao, Chung Fu ^a   Chen, Hsin Ming ^b   Huang, Ing Jer ^b  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

^b Andes Technology

Author keywords

[No Author keywords available]

Indexed keywords

TAXONOMIES;

CIRCUIT EMULATIONS; CIRCUIT EMULATORS; DESIGN STYLES; EMBEDDED PROCESSORS; HIGHLY INTEGRATED; MICROPROCESSOR CORES; ON CHIPS; OPERATION PRINCIPLES; SOFTWARE APPROACHES; SOFTWARE IMPLEMENTATIONS;

NETWORKS (CIRCUITS);

EID: 55349134527     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2008.142     Document Type: Article

References (20)

1. M. Rafiquzzaman, Microprocessors and Microcomputer Development Systems, Harper & Row, 1984.
2. S. Furber, ARM System-on-Chip Architecture, 2nd ed., Addison-Wesley, 2000.
3. "RISCWatch Debugger," IBM, http://www-306.ibm.com/ chips/products/powerpc/tools/riscwatc.html.
4. K. Kikuchi and J. Suchyta, HCS08 Background Debug Mode versus HC08 Monitor Mode, Motorola application note AN2497/D, June 2003; http:// e-www.motorola.com/files/microcontrollers/doc/app_note/AN2497.pdf.
5. MPC565/MPC566 User's Manual, MPC565UM/D revision 2, Motorola, 2002.
6. Tricore 1 Architecture Manual, v1.3.3, Infineon Technologies, 2002.
7. Pentium Processor Family User's Manual, vol. 3, Architecture and Programming Manual, Intel, 1994.
8. "Angel Debug Monitor," ARM, http://www.arm.com/ products/DevTools/AngelDebugMonitor.html.
9. "Debugging Support, Embedded Intel386DX Microprocessor," data sheet, Intel, 1995.
10. Intel 64 and IA-32 Architectures Software Developer's Manual, vol. 3b, System Programming Guide. 2006, http://www.intel.com/design/ processor/manuals/253669.pdf.
11. "RealView Debugger," ARM, http://www.arm.com/ products/DevTools/RVD.html.
12. The Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface, IEEE Industry Standards and Technology Organization, 23 Dec. 2003, http://www. nexus5001.org/standard.html.
13. "Freescale Nexus 5001 Software Debug Interfaces," IPextreme, http://www.ip-extreme.com/IP/nexus_5001. html.
14. M. El Shobaki and L. Lindh, "A Hardware and Software Monitor for High-Level System-on-Chip Verification," Proc. 2nd Int'l Symp. Quality Electronic Design, IEEE CS Press, 2001, pp. 56-61.
15. C. Melear, "Emulation Techniques for Microcontrollers," Proc. WESCON/97 Conf., IEEE Press, 1997, pp. 532-541.
16. A.B.T. Hopkins and K.D. McDonald-Maier, "Debug Support for Complex Systems on-Chip: A Review," IEE Proc. Computers and Digital Techniques, vol. 153, no. 4, 3 July 2006, pp. 197-207.
17. IEEE Std. 1149.1-2001, Test Access Port and Boundary-Scan Architecture, IEEE, 2001.
18. IEEE Std. 1500, Embedded Core Test (SECT), IEEE Computer Society, 2005, http://grouper.ieee.org/groups/1500/index.html.
19. W.C. Wray, J.D. Greenfield, and R. Bannatyne, Using Microprocessors and Microcomputers: The Motorola Family, 4th ed., Prentice Hall, 1998.
20. I.-J. Huang et al., "A Retargetable Embedded In-Circuit Emulation Module for Microprocessors," IEEE Design & Test, vol. 19, no. 4, July/Aug. 2002, pp. 28-38.