COSI: A framework for the design of interconnection networks

IEEE Design and Test of Computers

Volumn 25, Issue 5, 2008, Pages 402-415

  Pinto, Alessandro ^a   Carloni, Luca P ^b   Sangiovanni Vincentelli, Alberto ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Och Spine at New York Presbyterian Hospitals   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING; INTEGRATED CIRCUIT INTERCONNECTS;

COMMUNICATION INFRASTRUCTURE; DISTRIBUTED SYSTEMS; INTERCONNECT SYNTHESIS; INTERCONNECTION-NETWORK; MULTICORE DESIGN; ON-CHIP INTERCONNECTS; SOFTWARE FRAMEWORKS; SYSTEMS PERFORMANCE;

INTERCONNECTION NETWORKS (CIRCUIT SWITCHING);

EID: 55349091706     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2008.138     Document Type: Article

References (25)

1. F. Doucet Balboa: A Component-Based Design Environment for System Models IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 22 12 1597 1612 Dec. 2003
2. M. Vachharajani N. Vachharajani D. August The Liberty Structural Specification Language: A High-Level Modeling Language for Component Reuse Proc. Conf. Programming Language Design and Implementation (PLDI 04) 195 206 Proc. Conf. Programming Language Design and Implementation (PLDI 04) 2004
3. D.A. Mathaikutty S.K. Shukla MCF: A Metamodeling Based Component Composition Framework—Composing SystemC IPs for Executable System Models IEEE Trans. Very Large Scale Integration (VLSI) Systems 16 7 792 805 July 2008
4. B. Morel Spartacas: Automating Component Reuse and Adaptation IEEE Trans. Software Eng. 30 9 587 600 Sept. 2004
5. Y. Chen B.H.C. Cheng Facilitating an Automated Approach to Architecture-Based Software Reuse Proc. 12th IEEE Int'l. Conf. Automated Software Engineering (ASE 97) 238 245 Proc. 12th IEEE Int'l. Conf. Automated Software Engineering (ASE 97) 1997
6. P. Alexander D. Barton C. Kong Rosetta Usage Guide 2000 Information and Telecommunications Technology Center, Univ. of Kansas
7. D. Bertozzi NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip IEEE Trans. Parallel and Distributed Systems 16 2 113 129 Feb. 2005
8. A. Gerstlauer Automatic Layer-Based Generation of System-on-Chip Bus Communication Models IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 26 9 1676 1687 Sept. 2007
9. U. Ogras R. Marculescu Application-Specific Network-on-Chip Architecture Customization via Long-Range Link Insertion Proc. Int'l Conf. Computer-Aided Design (ICCAD 05) 246 253 Proc. Int'l Conf. Computer-Aided Design (ICCAD 05) 2005
10. K. Srinivasan K.S. Chatha G. Konjevod Linear-Programming-Based Techniques for Synthesis of Network-on-Chip Architectures IEEE Trans. Very Large Scale Integration (VLSI) Systems 14 4 407 420 Apr. 2006
11. E. Bolotin QNoC: QoS Architecture and Design Process for Network on Chip J. System Architecture 50 2-3 105 128 Feb. 2004
12. S.-V.M. Palesi R. Holsmark Apsra: A Methodology for Design of Application Specific Routing Algorithms for NoC Systems 2006 Italy DIIT-TR-01-060406 Dept. of Computer Science and Telecommunication, Univ. of Catania
13. D. Borrione A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study Proc. 1st Int'l Symp. Networks-on-Chip (NOCS 07) 127 136 Proc. 1st Int'l Symp. Networks-on-Chip (NOCS 07) 2007
14. A. Ferrari A.L. Sangiovanni-Vincentelli System Design: Traditional Concepts and New Paradigms Proc. Int'l Conf. Computer Design (ICCD 99) 1 12 Proc. Int'l Conf. Computer Design (ICCD 99) 1999
15. A. Sangiovanni-Vincentelli Quo Vadis SLD? Reasoning about Trends and Challenges of System Level Design Proc. IEEE 95 3 467 506 Mar. 2007
16. A. Pinto L.P. Carloni A.L. Sangiovanni-Vincentelli A Communication Synthesis Infrastructure for Heterogeneous Networked Control Systems and Its Application to Building Automation and Control Proc. 7th ACM and IEEE Int'l Conf. Embedded Software (EMSOFT 07) 21 29 Proc. 7th ACM and IEEE Int'l Conf. Embedded Software (EMSOFT 07) 2007
17. A. Pinto Synthesis of Embedded Networks for Building Automation and Control Proc. 2008 American Control Conf. Proc. 2008 American Control Conf. http://www.eecs.berkeley.edu/~fischion/Publications/acc2008.pdf
18. A. Pinto L.P. Carloni A.L. Sangiovanni-Vincentelli A Methodology and an Open Software Infrastructure for the Constraint-Driven Synthesis of On-Chip Communications 2007 Berkeley UCB/EECS-2007-130 Dept. of Electrical Engineering and Computer Science, Univ. of California
19. H.S. Wang Orion: A Power-Performance Simulator for Interconnection Networks Proc. 35th Ann. IEEE/ACM Int'l Symp. Microarchitecture (Micro 35) 294 305 Proc. 35th Ann. IEEE/ACM Int'l Symp. Microarchitecture (Micro 35) 2002
20. R. Ho K.W. Mai M.A. Horowitz Proc. IEEE 89 4 490 504 Apr. 2001
21. L. Carloni Interconnect Modeling for Improved System-Level Design Optimization Proc. 13th Asia and South Pacific Design Automation Conf. (ASPDAC 08) 258 264 Proc. 13th Asia and South Pacific Design Automation Conf. (ASPDAC 08) 2008
22. S.N. Adya I.L. Markov Fixed-Outline Floorplanning: Enabling Hierarchical Design IEEE Trans. Very Large Scale Integration (VLSI) Systems 11 6 1120 1135 Dec. 2003
23. S. Murali G. Micheli SUNMAP: A Tool for Automatic Topology Selection and Generation for NOCs Proc. 41st Design Automation Conf. (DAC 04) 914 919 Proc. 41st Design Automation Conf. (DAC 04) 2004
24. A. Pullini NoC Design and Implementation in 65 nm Technology Proc. 1st Int'l Symp. Networks-on-Chips (NOCS 07) 273 282 Proc. 1st Int'l Symp. Networks-on-Chips (NOCS 07) 2007
25. D. Bertozzi NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip IEEE Trans. Parallel and Distributed Systems 16 2 113 129 Feb. 2005