Design methods for CMOS low-current finely tunable voltage references covering a wide output range

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 4257-4260

  Rioux, Simon ^a   Lacourse, Alain ^a   Ducharme, Mathieu ^a   Gagnon, Yves ^a   Savaria, Yvon ^b   Meunier, Michel ^b  

^a LTRIM Technologies Inc   (Canada)

^b ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN METHOD; DIFFUSED RESISTORS; MEASURED RESULTS; OUTPUT RANGE; OUTPUT VOLTAGES; QUIESCENT CURRENTS; SHUNT VOLTAGE; VOLTAGE REFERENCE;

INTEGRATED CIRCUITS; RESISTORS; VOLTAGE MEASUREMENT;

DESIGN;

EID: 54749147052     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465571     Document Type: Conference Paper

References (10)

1. Y.Gagnon, M.Meunier and Y.Savaria, "Method and apparatus for iteratively selectively tuning the impedance of integrated semiconductor devices using a focused heating source", US Patents 09/332,059, LTRIM Technologies Inc., 1999.
2. A.Lacourse, H.Langlois, Y.Savaria and Y.Gagnon, "Method for modifying the impedance of semiconductor devices using a focused heating source", US Patents, pending, LTRIM Technologies Inc., 2003.
3. M. Meunier, Y. Gagnon, A. Lacourse, Y. Savaria and M. Cadotte, "A new laser trimming process for microelectronics", Applied Surface Science, 186, 2002, pp.52-56.
4. G.A.Rincón-Mora, Voltage References, IEEE Press, New Jersey, 2002.
5. D.A.Johns and K.Martin, Analog Integrated Circuit Design, Chapter 4, John Wiley and Sons, New York, 1997.
6. A.Hastings, The Art of Analog Layout, Prentice Hall, New Jersey, 2001.
7. W.T.Harrison, J.A.Connelly and R.Stair, "An improved current-mode CMOS voltage reference", Southwest Symposium on Mixed-Signal Design, February 2001, pp.23-27.
8. A.E.Buck, C.L.McDonald, S.H.Lewis and T.R.Viswanathan., "A CMOS bandgap reference without resistors", IEEE J.Solid-State Circuits, Vol.37, no.1, January 2002, pp.81-83.
9. A.J.Annema, "Low-power bandgap references featuring DTMOST's", IEEE J.Solid-State Circuits, Vol.34, No.7, July 1999, pp.949-955.
10. K.M.Tham and K.Nagaraj, "A low supply voltage high PSRR voltage reference in CMOS process", IEEE J.Solid-State Circuits, Vol.30, no.5, May 1995, pp.586-590.