Assembly instruction level reverse execution for debugging

ACM Transactions on Software Engineering and Methodology

Volumn 13, Issue 2, 2004, Pages 149-198

  Akgul, Tankut ^a,b   Mooney III, Vincent J ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Debugging; Reverse code generation; Reverse execution

Indexed keywords

REVERSE CODE GENERATION; REVERSE EXECUTION; RUN TIME MEMORY USAGE;

ALGORITHMS; CODES (SYMBOLS); DATA STORAGE EQUIPMENT; PROGRAM DEBUGGING; PROGRAM PROCESSORS; REVERSE ENGINEERING;

SOFTWARE ENGINEERING;

EID: 5444259962     PISSN: 1049331X     EISSN: None     Source Type: Journal    
DOI: 10.1145/1018210.1018211     Document Type: Article

References (33)

1. ADL-TABATABAI, A. AND GROSS, T. 1993. Detection and recovery of endangered variables caused by instruction scheduling. In Proceedings of the ACM SIGPLAN'93 Conference on Programming Language Design and Implementation. ACM, New York, 13-25.
2. AGRAWAL, H., DEMILLO, R. A., AND SPAFFOED, E. H. 1991. An execution backtracking approach to program debugging. IEEE Softw. 8, 3 (May), 21-26.
3. AHO, A. V., SETHI, R., AND ULLMAN, J. D. 1986. Compilers: Principles, Techniques, and Tools. Addison-Wesley, Mass.
4. AKGUL, T. AND MOONEY, V. J. 2002a. Instruction-level reverse execution for debugging. Tech. Rep. GIT-CC-02-49, Georgia Institute of Technology, Atlanta, Ga. http://codesign.ece.gatech.edu/publications/index.htm.
5. AKGUL, T. AND MOONEY, V. J. 2002b. Instruction-level reverse execution for debugging. In Proceedings of ACM SIGPLAN-SIGSOFT Workshop on Program Analysis for Software Tools and Engineering 2002 (PASTE'02). ACM, New York, 18-25.
6. BACON, D. F. AND GOLDSTEIN, S. C, 1991. Hardware-assisted replay of multiprocessor programs. Proceedings of the ACM/ONR Workshop on Parallel and Distributed Debugging, published in ACM SIGPLAN Not. 26, 12 (Dec.), 194-206.
7. BHARGAVA, B. K. 1999. Concurrency control in database systems. Knowl. and Data Eng. 11, 1, 3-16.
8. BIRCH, M. R., BORONI, C. M., GOOSEY, F. W., PATTON, S. D., POOLE, D. K., PRATT, C. M., AND Ross, R. J. 1995. Dynalab. ACM SIGCSE Bull. 27, 1 (March), 29-33.
9. BISWAS, B. AND MALL, R. 1999. Reverse execution of programs. ACM SIGPLAN Not. 34, 4 (Apr.), 61-69.
10. CAROTHERS, C., PERUMALLA, K., AND FUJIMOTO, R. 1999. Efficient optimistic parallel simulations using reverse computation. ACM Trans. Mod. Comput. Simul. 9, 3 (July), 224-253.
11. CHANDY, K. M. AND RAMAMOORTHY, C. V. 1972. Rollback and recovery strategies for computer programs. IEEE Trans. Comput. 21, 6 (June), 546-556.
12. COOK, J. J. 2002. Reverse execution of Java bytecode. Comput. J. 45, 6 (May), 608-619.
13. CRESCENZI, P., DEMETRESCU, C., FINOCCHI, I., AND PETRESCHI, R. 2000. Reversible execution and visualization of programs with Leonardo. J. Visual Lang. Comput. (JVLC) 11, 2 (Apr.), 125-150.
14. FELDMAN, S. I. AND BROWN, C. B. 1988. IGOR: A system for program debugging via reversible execution. In Proceedings of the Workshop on Parallel and Distributed Debugging. 112-123.
15. FLEISCHMANN, J. AND WILSEY, P. A. 1995. Comparative analysis of periodic state saving techniques in time warp simulators. In Proceedings of the 9th Workshop on Parallel and Distributed Simulation. 50-58.
16. FLOYD, R. W. 1967. Nondeterministic algorithms. J. ACM 14, 4 (Oct.), 636-644.
17. FUJIMOTO, R. M. 1989. Time warp on a shared memory multiprocessor. Trans. Soc. Comput. Simul. Int. 6, 3 (July), 211-239.
18. GOMES, F. 1996. Optimizing incremental state saving and restoration. Ph.D. thesis, Department of Computer Science, University of Calgary.
19. GRAY, J. AND REUTER, A. 1993. Transaction Processing: Concepts and Techniques. Morgan Kaufmann, San Mateo, Calif.
20. HENNESSY, J. 1982. Symbolic debugging of optimized code. ACM Trans. Prog. Lang. Syst. 4, 3 (July), 323-344.
21. JEFFERSON, D. A. 1985. Virtual time. ACM Trans. Prog. Lang. Sys. 7, 3 (July), 404-425.
22. LEE, Y.-H. AND SHIN, K. G. 1984. Design and evaluation of a fault tolerant multiprocessor using hardware recovery blocks. IEEE Trans. Comput. 33, 2 (Feb.), 113-124.
23. MARUYAMA, K. AND TERADA, M. 2000. One-pass pseudo reverse execution of C programs. IPSJ Trans. Prog. 41, SIG09 - 002.
24. MILLER, B. P. AND CHOI, J. 1988. A mechanism for efficient debugging of parallel programs. In Proceedings of the SIGPLAN'88 Conference on Programming Language Design and Implementation. ACM, New York, pp. 135-144.
25. MOTOROLA INC. 1998. MPC860 PowerQUICC Users Manual. Motorola Inc. http://e-www.motorola.com/brdata/PDFDB/docs/MPC860UM.pdf.
26. NETZER, R. H. B. AND WEAVER, M. H. 1994. Optimal tracing and incremental reexecution for debugging long-running programs. In Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation. ACM, New York, pp. 313-325.
27. PAN, D. Z. AND LINTON, M. A. 1988. Supporting reverse execution of parallel programs. In Proceedings of the Workshop on Parallel and Distributed Debugging. 124-129.
28. SOSIC, R. 1994. History cache: Hardware support for reverse execution. Comput. Arch. News 22, 5 (Dec.), 11-18.
29. STOLPER, S. 1997. Questions and answers about the Mars Pathfinder. http://www.quest.arc.nasa.gov/mars/ask/about-mars-path.
30. TASKING INC. 2001. Tasking C/C++ Compiler Datasheet. Tasking Inc. http://www.tasking.com/products/PPC/ppc-ds21.pdf.
31. WEST, D. AND PANESAR, K. S. 1996. Automatic incremental state saving. In Proceedings of the 10th Workshop on Parallel and Distributed Simulation. 78-85.
32. WISMULLER, R. 1994. Debugging of globally optimized programs using data flow analysis. In Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation. ACM, New York, 278-289.
33. ZELKOWITZ, M. V. 1971. Reversible execution as a diagnostic tool. Ph.D. dissertation, Department of Computer Science, Cornell University.