-
1
-
-
0036464886
-
Graph-based evolutionary design of arithmetic circuits
-
Chen D., Aoki T., Homma N., Terasaki T., and Higuchi T. Graph-based evolutionary design of arithmetic circuits. IEEE Transaction on Evolution and Computation 6 1 (2002) 86-100
-
(2002)
IEEE Transaction on Evolution and Computation
, vol.6
, Issue.1
, pp. 86-100
-
-
Chen, D.1
Aoki, T.2
Homma, N.3
Terasaki, T.4
Higuchi, T.5
-
2
-
-
0036295734
-
Design of combinational logic circuits through an evolutionary multiobjective optimization approach
-
Coello C.A.C., and Aguirre A.H. Design of combinational logic circuits through an evolutionary multiobjective optimization approach. Artificial Intelligence for Engineering, Design, Analysis and Manufacture 16 1 (2002) 39-53
-
(2002)
Artificial Intelligence for Engineering, Design, Analysis and Manufacture
, vol.16
, Issue.1
, pp. 39-53
-
-
Coello, C.A.C.1
Aguirre, A.H.2
-
5
-
-
0030645461
-
Evolvable hardware at function level
-
Higuchi T., Murakawa M., Iwata M., Kajitani I., Liu W., and Salami M. Evolvable hardware at function level. IEEE International Conference on Evolutionary Computation (1997) 187-192
-
(1997)
IEEE International Conference on Evolutionary Computation
, pp. 187-192
-
-
Higuchi, T.1
Murakawa, M.2
Iwata, M.3
Kajitani, I.4
Liu, W.5
Salami, M.6
-
6
-
-
0000718899
-
A map method for synthesis of combinational logic circuit, transaction of the American Institute of Electrical Engineers
-
Karnaugh M. A map method for synthesis of combinational logic circuit, transaction of the American Institute of Electrical Engineers. Communications and Electronics 72 (1953) 593-599
-
(1953)
Communications and Electronics
, vol.72
, pp. 593-599
-
-
Karnaugh, M.1
-
7
-
-
0031186435
-
Automated synthesis of analog electrical circuits by means of genetic programming
-
Koza J.R., Bennett III F.H., Andre D., Keane M.A., and Dunlap F. Automated synthesis of analog electrical circuits by means of genetic programming. IEEE Transaction on Evolution and Computation 1 (1997) 109-128
-
(1997)
IEEE Transaction on Evolution and Computation
, vol.1
, pp. 109-128
-
-
Koza, J.R.1
Bennett III, F.H.2
Andre, D.3
Keane, M.A.4
Dunlap, F.5
-
9
-
-
11244311758
-
-
IEEE Computer Society, Los Alamitos, California pp. 183-190
-
Luna E.H., Coello C.A.C., and Aguirre A.H. On the use of a population-based particle swarm optimizer to design combinational logic circuits. Proceedings of the 2004 NASA/DoD conference on evolvable hardware (2004), IEEE Computer Society, Los Alamitos, California pp. 183-190
-
(2004)
Proceedings of the 2004 NASA/DoD conference on evolvable hardware
-
-
Luna, E.H.1
Coello, C.A.C.2
Aguirre, A.H.3
-
10
-
-
33845331515
-
Minimization of Boolean function
-
McCluskey E.J. Minimization of Boolean function. Bell System Technical Journal 35 5 (1956) 1417-1444
-
(1956)
Bell System Technical Journal
, vol.35
, Issue.5
, pp. 1417-1444
-
-
McCluskey, E.J.1
-
12
-
-
0000316190
-
A way to simplify truth function
-
Quine W.V. A way to simplify truth function. American Mathematical Monthly 62 9 (1955) 627-631
-
(1955)
American Mathematical Monthly
, vol.62
, Issue.9
, pp. 627-631
-
-
Quine, W.V.1
|