Analysis and solutions to issue queue process variation

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2008, Pages 11-21

  Soundararajan, Niranjan ^a   Yanamandra, Aditya ^a   Nicopoulos, Chrysostomos ^a   Vijaykrishnan, N ^a   Sivasubramaniam, Anand ^a   Irwin, Mary Jane ^a  

^a The Pennsylvania State University   (United States)

Author keywords

IPC; Issue queue; Microarchitecture; Pipeline; Process variation

Indexed keywords

IPC; ISSUE QUEUE; MICROARCHITECTURE; PIPELINE; PROCESS VARIATION;

DEGRADATION; ELECTRONIC EQUIPMENT MANUFACTURE; MACHINE DESIGN; MECHANISMS; NETWORK PROTOCOLS; SENSOR NETWORKS;

QUEUEING THEORY;

EID: 53349100054     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2008.4630066     Document Type: Conference Paper

References (32)

1. J. Abella, R. Canal, and A. Gonzalez. Power- and complexity-aware issue queue designs. volume 23, pages 50-58. IEEE Computer Society, 2003.
2. A. Agarwal, B. C. Paul, H. Mahmoodi, A. Datta, and K. Roy. A process-tolerant cache architecture for improved yield in nanoscale technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(1):27-38, January 2005.
3. A. Agarwal, B. C. Paul, S. Mukhopadhyay, and K. Roy. Process variation in embedded memories: failure analysis and variation aware architecture. Solid-State Circuits, IEEE Journal of, 40:1804-1814, 2005.
4. H. Ananthan, C. H. Kim, and K. Roy. Larger-than-vdd forward body bias in sub-0.5v nanoscale cmos. In ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design, pages 8-13. ACM Press, 2004.
5. D. Arumi-Delgado, R. Rodríguez-Montanés, J. P. de Gyvez, and G. Gronthoud. Process-variability aware delay fault testing of "vt and weak-open defects. In ETW '03: Proceedings of the 8th IEEE European Test Workshop, page 85, Washington, DC, USA, 2003. IEEE Computer Society.
6. M. Bennaser and C. A. Moritz. Power and failure analysis of cam cells due to process variations. In ICECS '06: 13th IEEE International Conference on Electronics, Circuits and Systems, pages 608-611, 2006.
7. K. Bernstein, D. J. Frank, A. E. Gattiker, W. Haensch, B. L. Ji, S. R. Nassif, E. J. Nowak, D. J. Pearson, and N. J. Rohrer. High-performance cmos variability in the 65-nm regime and beyond. IBM J. Res. Dev., 50(4/5):433-449, 2006.
8. S. Borkar. Microarchitecture and design challenges for gigascale integration. In MICRO 37: Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, pages 3-3. IEEE Computer Society, 2004.
9. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. In DAC '03: Proceedings of the 40th conference on Design automation, pages 338-342. ACM Press, 2003.
10. K. Bowman, S. Duvall, and J. Meindl. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. Solid-State Circuits, IEEE Journal of, 37(2): 183-190, February 2002.
11. E. Brekelbaum, J. Rupley, C. Wilkerson, and B. Black. Hierarchical scheduling windows. In MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, pages 27-36. IEEE Computer Society Press, 2002.
12. D. Burger and T. Austin. The SimpleScalar Toolset, Version 3.0. http ://www. simplescalar.com.
13. A. Buyuktosunoglu, A. A. El-Moursy, and D. H. Albonesi. An oldest-first selection logic implementation for non-compacting issue queues. In 15th Annual IEEE International ASIC/SOC Conference, pages 31-35, 2002.
14. D. Ernst and T. Austin. Efficient dynamic scheduling through tag elimination. In ISCA '02: Proceedings of the 29th annual international symposium on Computer architecture, pages 37-46. IEEE Computer Society, 2002.
15. D. Ernst, N. S. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In Micro Conference, December 2003.
16. K. Ghose. Reducing energy requirements for instruction issue and dispatch in superscalar microprocessors (poster session). In ISLPED '00: Proceedings of the 2000 international symposium on Low power electronics and design, pages 231-233. ACM, 2000.
17. H. M. Jacobson. Improved clock-gating through transparent pipelining. In ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design, pages 26-31. ACM Press, 2004.
18. I. Kim and M. H. Lipasti. Half-price architecture. In ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture, pages 28-38. ACM Press, 2003.
19. G. Kucuk, D. Ponomarev, and K. Ghose. Low-complexity reorder buffer architecture. In ICS '02: Proceedings of the 16th International Conference on Supercomputing, pages 57-66. ACM Press, 2002.
20. X. Liang and D. Brooks. Mitigating the impact of process variations on processor register files and execution units. In MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 504-514. IEEE Computer Society, 2006.
21. S.-Z. E. Lin, C. Changfan, Y.-C. Hsu, and F.-S. Tsai. Optimal time borrowing analysis and timing budgeting optimization for latch-based designs. ACM Trans. Des. Autom. Electron. Syst., 7(1):217-230, 2002.
22. D. Marculescu and E. Talpes. Variability and energy awareness: a microarchitecture-level perspective. In DAC '05: Proceedings of the 42nd annual conference on Design automation, pages 11-16. ACM Press, 2005.
23. A. Mupid, M. Mutyam, N. Vijaykrishnan, Y. Xie, and M. J. Irwin. Variation analysis of cam cells. In ISQED '07: 8th International Symposium on Quality of Electronic Design, pages 333-338. IEEE Computer Society, 2007.
24. S. Palacharla, N. P. Jouppi, and J. E. Smith. Complexity-effective superscalar processors. In SIGARCH Comput. Archit. News, volume 25, pages 206-218. ACM Press, 1997.
25. K. Raghavendra and M. Mutyam. Process variation aware issue queue design. In DATE '08: Proceedings of the conference on Design, automation and test in Europe, 2008.
26. G. Semeraro, D. H. Albonesi, S. G. Dropsho, G. Magklis, S. Dwarkadas, and M. L. Scott. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In MICRO 35: Proceedings of the 35 th annual ACM/IEEE international symposium on Microarchitecture, pages 356-367. IEEE Computer Society Press, 2002.
27. J. Shen and M. Lipasti. Modern Processor Design: Fundamentals of Superscalar Processors (Beta Edition). McGraw Hill, 2003.
28. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. SIGOPS Oper. Syst. Rev., 36(5):45-57, 2002.
29. M. Tehranipour, Z. Navabi, and S. Falkhrai. An efficient bist method for testing of embedded srams. In Proceedings of IEEE International Symposium on Circuits and Systems, 2001.
30. A. Tiwari, S. R. Sarangi, and J. Torrellas. Recycle: Pipeline adaptation to tolerate process variation. In ISCA '07: Proceedings of the 30th annual international symposium on Computer architecture, 2007.
31. O. S. Unsal, J. W. Tschanz, K. Bowman, V. De, X. Vera, A. Gonzalez, and O. Ergin. Impact of parameter variations on circuits and microarchitecture. IEEE Micro, 26(6):30-39, 2006.
32. W. Zhao and Y. Cao. New generation of predictive technology model for sub-45nm design exploration. In ISQED '06: Proceedings of the 7th International Symposium on Quality Electronic Design, pages 585-590. IEEE Computer Society, 2006.