Statistical simulation of chip multiprocessors running multi-program workloads

2007 IEEE International Conference on Computer Design, ICCD 2007

Volumn , Issue , 2007, Pages 464-471

  Genbrugge, Davy ^a   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

MICROPROCESSOR CHIPS; MULTIPROCESSING PROGRAMS; MULTIPROCESSING SYSTEMS; NANOTECHNOLOGY; RISK ASSESSMENT; SPACE RESEARCH; STATISTICS; SYSTEMS ANALYSIS;

CHIP MULTI PROCESSOR; CHIP MULTI PROCESSORS; COMPUTER DESIGNS; DEPTH PROFILING; DESIGN SPACE EXPLORATION; FAST SIMULATION; INTERNATIONAL CONFERENCES; OFF-CHIP; PREDICTION ERRORS; PROGRAM EXECUTIONS; PROGRAM TRACES; SHARED RESOURCES; STATISTICAL SIMULATIONS; TIME-VARYING;

STATISTICAL METHODS;

EID: 52949107219     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2007.4601940     Document Type: Conference Paper

References (18)

1. K. C. Barr, H. Pan, M. Zhang, and K. Asanovic. Accelerating multiprocessor simulation with a memory timestamp record. In ISPASS, pages 66-77, Mar. 2005.
2. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, 2006.
3. R. Carl and J. E. Smith. Modeling superscalar processors via statistical simulation. In PAID, held with ISCA, June 1998.
4. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip-multiprocessor architecture. In HPCA, pages 340-351, Feb. 2005.
5. L. Eeckhout, R. H. Bell Jr., B. Stougie, K. De Bosschere, and L. K. John. Control flow modeling in statistical simulation for accurate and efficient processor design studies. In ISCA, pages 350-361, June 2004.
6. L. Eeckhout and K. De Bosschere. Hybrid analytical-statistical modeling for efficiently exploring architecture and workload design spaces. In PACT, pages 25-34, Sept. 2001.
7. M. Ekman and P. Stenström. Enhancing multiprocessor architecture simulation speed using matched-pair comparison. In ISPASS, pages 89-99, Mar. 2005.
8. D. Genbrugge and L. Eeckhout. Memory data flow modeling in statistical simulation for the efficient exploration of microprocessor design spaces. IEEE Transactions on Computers, 2007. Accepted for publication.
9. S. Nussbaum and J. E. Smith. Modeling superscalar processors via statistical simulation. In PACT, pages 15-24, Sept. 2001.
10. S. Nussbaum and J. E. Smith. Statistical simulation of symmetric multiprocessor systems. In ANSS, pages 89-97, Apr. 2002.
11. M. Oskin, F. T. Chong, and M. Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor design. In ISCA, pages 71-82, June 2000.
12. D. A. Penry, D. Fay, D. Hodgdon, R. Wells, G. Schelle, D. I. August, and D. Connors. Exploiting parallelism and structure to accelerate the simulation of chip multi-processors. In HPCA, pages 27-38, Feb. 2006.
13. E. Perelman, G. Hamerly, and B. Calder. Picking statistically valid and early simulation points. In PACT, pages 244-256, Sept. 2003.
14. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS, pages 45-57, Oct. 2002.
15. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Considering all starting points for simultaneous multithreading simulation. In ISPASS, pages 143-153, Mar. 2006.
16. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Representative multiprogram workloads for multithreaded processor simulation. In IISWC, Oct. 2007.
17. M. Van Biesbrouck, T. Sherwood, and B. Calder. A co-phase matrix to guide simultaneous multithreading simulation. In ISPASS, pages 45-56, Mar. 2004.
18. T. F. Wenisch, R. E. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. C. Hoe. SimFlex: Statistical sampling of computer system simulation. IEEE Micro, 26(4):18-31, July 2006.