Secure communication in microcomputer bus systems for embedded devices

Journal of Systems Architecture

Volumn 54, Issue 11, 2008, Pages 1065-1076

  Mühlbach, Sascha ^a   Wallner, Sebastian ^a  

^a HAMBURG UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

AMBA bus; Embedded security; Lightweight cryptography; Secure bus systems; Tree Parity Machines

Indexed keywords

BUSES; COMPUTER CRIME; COMPUTERS; CRYPTOGRAPHY; EMBEDDED SYSTEMS; HARDWARE; INTERFACES (COMPUTER); INTERNET PROTOCOLS; NETWORK ARCHITECTURE; PERSONAL COMPUTING;

AMBA BUS; BUS ARCHITECTURES; BUS INTERFACES; BUS SYSTEMS; EMBEDDED DEVICES; EMBEDDED SECURITY; HARDWARE OVERHEADS; IP CORES; LIGHTWEIGHT CRYPTOGRAPHY; LOW COSTS; PERFORMANCE REQUIREMENTS; PROOF-OF-CONCEPT IMPLEMENTATION; RE-KEYING; SECURE BUS SYSTEMS; SECURE COMMUNICATIONS; TREE PARITY MACHINES;

MICROCOMPUTERS;

EID: 52949102546     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2008.04.003     Document Type: Article

References (38)

1. Koopman P. Embedded system security. IEEE Comp. 37 7 (2004) 95-97
2. R. Anderson, Protecting embedded systems - the next ten years, in: Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems, CHES, vol. 2162 of LNCS, Paris, Springer, 2001.
3. S. Ravi, P. Kocher, R.B. Lee, G. McGraw, A. Raghunathan, Security as a new dimension in embedded system design, DAC 2004, pp. 753-760.
4. ARM, AMBA Specification (Rev 2.0). .
5. IBM, CoreConnect Bus Architecture. .
6. Opencores, WISHBONE Bus (Rev B.3). .
7. Huang A. Keeping Secrets in Hardware: The Microsoft Xbox Case Study, CHES (2002), Springer pp. 213-227
8. R.J. Anderson, M.G. Kuhn, Low cost attacks on tamper resistant devices, in: M. Lomas et al. (Eds.), Security Protocols, Proceedings of the Fifth International Workshop, Paris, France, April 7-9, LNCS 1361, Springer, 1997, pp. 125-136.
9. Kuhn M.G. Cipher instruction search attack on the bus-encryption security microcontroller DS5002FP. IEEE Trans. Comput. 47 10 (1998) 1153-1157
10. J. Grand, Research lessons from hardware hacking, Commun. ACM 49 (6) (2006) 44-49.
11. R.M. Best, Crypto microprocessor that executes enciphered programs, US Patent 4,465,901 (1984).
12. R. Takahashi, D.N. Heer, Secure memory management unit for microprocessor, US Patent 5,825,878 (1998).
13. B. Candelore, E. Sprunk, Secure processor with external memory using block chaining and block reordering, US Patent 6,061,449 (2000).
14. T. Gilmont, J.-D. Legat, J.-J. Quisquater, Enhancing the security in the memory management unit, in: Proceedings of the 25th EuroMicro Conference, 1999, pp. 449-456.
15. G.E. Suh, D. Clarke, B. Gassend, M. van Dijk, S. Devadas, The AEGIS processor architecture for tamper-evident and tamper-resistant processing, in: Proceedings of the 17th International Conference on Supercomputing (ICS'03), June 23-26, 2003.
16. R. Elbaz, L. Torres, G. Sassatelli, P. Guillemin, C. Anguille, M. Bardouillet, C. Buatois, J. B, Rigaud, Hardware engines for bus encryption: a survey of existing techniques, in: Proceedings of the Design Automation and Test in Europe (Date'05), 2005, pp. 40-45.
17. Dallas Semiconductor (Maxim), DS5002/DS5240 Datasheet. .
18. ATMEL, AT91SAM7XC256 Preliminary Summary. .
19. Volkmer M., and Wallner S. Tree Parity Machine Rekeying Architectures. IEEE Trans. Comput. 54 4 (2005) 421-427
20. M. Volkmer, S. Wallner, A key establishment IP-core for ubiquitous computing, in: Proceedings of the First International Workshop on Secure and Ubiquitous Networks, SUN'05, Copenhagen Business School, Copenhagen, Denmark, IEEE Computer Society, 2005, pp. 241-245.
21. M. Volkmer, S. Wallner, Lightweight key exchange and stream cipher based solely on Tree Parity Machines, ECRYPT (European Network of Excellence for Cryptology), in: Workshop on RFID and Lightweight Crypto, Graz University of Technology, Graz, Austria, 2005, pp. 102-113.
22. Kanter I., Kinzel W., and Kanter E. Secure exchange of information by synchronization of neural networks. Europhys. Lett. 57 1 (2002) 141-147
23. Carter J.L., and Wegman M. Universal classes of hash functions. J. Comput. Syst. Sci. 18 (1977) 143-154
24. Kaps J.P., Yksel K., and Sunar B. Energy scalable universal hashing. IEEE Trans. Comput. 54 12 (2005) 1484-1495
25. B. Saballus, S. Wallner, M. Volkmer, Secure group communication in ad-hoc networks using Tree Parity Machines, in: Proceedings of the Fourth Workshop on Mobile Ad-Hoc Networks (WMAN), Bern, Switzerland, 2007.
26. L. Batina, J. Lano, N. Mentens, S.B. Ors, B. Preneel, I. Ver-bauwhede, Energy, performance, area versus security trade-offs for stream ciphers, Katholieke Universiteit Leuven, 2005.
27. CAST Inc., AES Core. .
28. T. Good, W. Chelton, M. Benaissa, Review of stream cipher candidates from a low resource hardware perspective, University of Sheffield.
29. European Network of Excellence for Cryptology, ESTREAM Project. .
30. PortalPlayer Inc., PP5022 Datasheet. .
31. Diffie W., and Hellman M.E. New directions in cryptography. IEEE Trans. Inform. Theor. IT-22 (1976) 644-654
32. R. Rivest, A. Shamir, L. Adleman, A method for obtaining digital signatures and public key cryptosystems, Commun. ACM (1978).
33. Metzler R., Kinzel W., and Kanter I. Interacting neural networks. Phys. Rev. E 62 2 (2000) 2555-2565
34. Kinzel W., and Kanter I. Interacting neural networks and cryptography. In: Kramer B. (Ed). Advances in Solid State Physics vol. 42 (2002), Springer
35. In: Bornholdt S., and Schuster H. (Eds). Theory of Interacting Neural Networks, Handbook of Graphs and Networks (2003), Wiley-VCH
36. Ruttor A., Kinzel W., and Kanter I. Dynamics of neural cryptography. Phys. Rev. E 75 (2007) 056104
37. Mislovaty R., Perchenok Y., Kanter I., and Kinzel W. Secure key-exchange protocol with an absence of injective functions. Phys. Rev. E 66 (2002) 066102
38. T. Alves, D. Felton, TrustZone: Integrated Hardware and Software Security, White Paper, ARM. .