Flexible decoupled transactional memory support

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2008, Pages 139-150

  Shriraman, Arrvindh ^a   Dwarkadas, Sandhya ^a   Scott, Michael L ^a  

^a University of Rochester

Author keywords

[No Author keywords available]

Indexed keywords

CONFLICT MANAGEMENT; HIGH-QUALITY SOFTWARE; INTERNATIONAL SYMPOSIUM; LOCAL CACHES; RARE EVENTS; SUMMARY TABLES; TRANSACTIONAL MEMORIES; TRANSACTIONAL MEMORY; VIRTUAL MEMORY; VIRTUALIZATION;

COMPUTER PROGRAMMING LANGUAGES; COMPUTER SCIENCE; COMPUTER SYSTEMS; COMPUTERS; JOINTS (STRUCTURAL COMPONENTS); LAWS AND LEGISLATION; MANAGEMENT; MECHANISMS; PROBLEM SOLVING; SOFTWARE PROTOTYPING; STORAGE ALLOCATION (COMPUTER); TURPENTINE;

COMPUTER ARCHITECTURE;

EID: 52649096071     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2008.17     Document Type: Conference Paper

References (37)

1. C. S. Ananian, K. Asanovic, B. C. Kuszmaul, C. E. Leiserson, and S. Lie. Unbounded Transactional Memory. 11th Intl. Symp. on High Performance Computer Architecture, Feb. 2005.
2. B. H. Bloom. Space/Time Trade-Off in Hash Coding with Allowable Errors. Comm. of the ACM, 13(7), July 1970.
3. C. Blundell, E. C. Lewis, and M. M. K. Martin. Subtleties of Transactional Memory Atomicity Semantics. IEEE Computer Architecture Letters, 5(2), Nov. 2006.
4. J. Bobba, K. E. Moore, H. Volos, L. Yen, M. D. Hill, M. M. Swift, and D. A. Wood. Performance Pathologies in Hardware Transactional Memory. 34th Intl. Symp. on Computer Architecture, June 2007.
5. L. Ceze, J. Tuck, C. Cascaval, and J. Torrellas. Bulk Disambiguation of Speculative Threads in Multiprocessors. 33rd Intl. Symp. on Computer Architecture, June 2006.
6. L. Ceze, J. Tuck, P. Montesinos, and J. Torrellas. BulkSC: Bulk Enforcement of Sequential Consistency. 34th Intl. Symp. on Computer Architecture, June 2007.
7. H. Chafi, J. Casper, B. D. Carlstrom, A. McDonald, C. C. Minn, W. Baek, C. Kozyrakis, and K. Olukotun. A Scalable, Non-blocking Approach to Transactional Memory. 13th Intl. Symp. on High Performance Computer Architecture, Feb. 2007.
8. P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir, and D. Nussbaum. Hybrid Transactional Memory. 12th Inth Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 2006.
9. D. Dice, O. Shalev, and N. Shavit. Transactional Locking II. 20th Intl. Symp. on Distributed Computing, Sept. 2006.
10. K. Fraser and T. Harris. Concurrent Programming Without Locks. ACM Trans. on Computer Systems, 25(2), May 2007.
11. J. Friedrich, B. McCredie, N. James, B. Huott, B. Curran, E. Fluhr, O. Mittal, E. Chan, Y. Chan, D. Plass, S. Chu, H. Le, L. Clark, J. Ripley, S. Taylor, J. Dilullo, and M. Lanzerotti. Design of the Powers Microprocessor. Intl. Solid State Circuits Conf., Feb. 2007.
12. L. Hammond, V. Wong, M. Chen, B. Hertzberg, B, Carlstrom, M. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency. 31 st Intl. Symp. on Computer Architecture, June 2004.
13. M. Herlihy, V. Luchangco, M. Moir, and W. N. Scherer III. Software Transactional Memory for Dynamic-sized Data Structures. 22nd ACM Symp. on Principles of Distributed Computing, July 2003.
14. M. Herlihy and J. E. Moss. Transactional Memory: Architectural Support for Lock-Free Data Structures. 20th Intl. Symp. on Computer Architecture, San Diego, CA, May 1993.
15. M. D. Hill, D. Hower, K. E. Moore, M. M. Swift, H. Volos, and D. A. Wood. A Case for Deconstructing Hardware Transactional Memory Systems. TR 1594, Dept. of Computer Sciences, Univ. of Wisconsin-Madison, June 2007.
16. S. Kumar, M. Chu, C. J. Hughes, P. Kundu, and A. Nguyen. Hybrid Transactional Memory. 11th ACM Symp. on Principles and Practice of Parallel Programming, Mar. 2006.
17. J. R. Larus and R. Rajwar. Transactional Memory, Synthesis Lectures on Computer Architecture. Morgan & Claypool, 2007.
18. J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. 24th Intl. Symp. on Computer Architecture, June 1997.
19. V. J. Marathe, W. N. Scherer III, and M. L. Scott, Adaptive Software Transactional Memory. 19th Intl. Symp. on Distributed Computing, Sept. 2005.
20. V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. Scherer III, and M. L. Scott. Lowering the Overhead of Software Transactional Memory. 1st ACM SIGPLAN Workshop on Transactional Computing, Ottawa, ON, Canada, June 2006.
21. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. ACM SIGARCH Computer Architecture News, Sept. 2005.
22. C. C. Minn, M. Trautmann, J. Chung, A. McDonald, N. Branson, J. Casper, C. Kozyrakis, and K. Olukotun. An Effective Hybrid Transactional Memory System with Strong Isolation Guarantees. 34th Intl. Symp. on Computer Architecture, June 2007.
23. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. LogTM: Log-based. Transactional Memory. 12th Intl. Symp. on High Performance Computer Architecture, Feb. 2006.
24. R. Rajwar, M. Herlihy, and K. Lai. Virtualizing Transactional Memory. 32nd Intl. Symp. on Computer Architecture, June 2005.
25. B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. C. Minh, and B. Hertzberg. MeRT-STM: A High Performance Software Transactional Memory System for a Multi-Core Runtime. 11th ACM Symp. on Principles and Practice of Parallel Programming, Mar. 2006.
26. N. Sakran, M. Yuffe, M. Mehalel, J. Doweck, E. Knoll, and A. Kovacs. The Implementation of the 65nm Dual-Core 64b Merom Processor. Intl. Solid State Circuits Conf., Feb. 2007.
27. D. Sanchez, L. Yen, M. D. Hill, and K. Sankaralingam. Implementing Signatures for Transactional Memory. 40th Intl. Symp. on Microarchitecture, Dec. 2007.
28. W. N. Scherer III and M. L. Scott. Advanced Contention Management for Dynamic Software Transactional Memory. 24th ACM Symp. on Principles of Distributed Computing, July 2005.
29. M. L. Scott, M. F. Spear, L. Dalessandro, and V. J. Marathe. Delaunay Triangulation with Transactions and Barriers. IEEE Intl. Symp. on Workload Characterization, Sept. 2007.
30. A. Shriraman, M. F. Spear, H. Hossain, S. Dwarkadas, and M. L. Scott. An Integrated Hardware-Software Approach to Flexible Transactional Memory. 34th Intl. Symp. on Computer Architecture, June 2007. TR 910, Dept. of Computer Science, Univ. of Rochester, Dec. 2006.
31. A. Shriraman, S. Dwarkadas, and M. L. Scott. Flexible Decoupled Transactional Memory Support. TR 925, Dept. of Computer Science, Univ. of Rochester, Nov. 2007.
32. M. F. Spear, V. J. Marathe, W. N. Scherer III, and M. L. Scott. Conflict Detection and Validation Strategies for Software Transactional Memory. 20th Intl. Symp. on Distributed Computing, Sept. 2006.
33. M. F. Spear, A. Shriraman, H. Hossain, S. Dwarkadas, and M. L. Scott. Alert-on-Update: A Communication Aid for Shared Memory Multiprocessors (poster paper). 12th ACM Symp. on Principles and Practice of Parallel Programming, Mar. 2007.
34. M. F. Spear, V. J. Marathe, L. Dalessandro, and M. L. Scott. Privatization Techniques for Software Transactional Memory. TR 915, Dept. of Computer Science, Univ. of Rochester, Feb. 2007.
35. Sun Microsystems Inc. OpenSPARC T2 Core Microarchitecture Specification. July 2005.
36. L. Yen, J. Bobba, M. R. Marty, K. E. Moore, H. Valos, M. D. Hill, M. M. Swift, and D. A. Wood. LogTM-SE: Decoupling Hardware Transactional Memory from Caches. 13th Intl. Symp. on High Performance Computer Architecture, Feb. 2007.
37. C. Zilles and L. Baugh. Extending Hardware Transactional Memory to Support Non-Busy Waiting and Non-Transactional Actions. 1st ACM SIGPLAN Workshop on Transactional Computing, June 2006.