AMPLE: An adaptive multi-performance processor for low-energy embedded applications

2008 Symposium on Application Specific Processors, SASP 2008

Volumn , Issue , 2008, Pages 83-88

  Ishihara, Tohru ^a   Yamaguchi, Seiichiro ^a   Ishitobi, Yuriko ^a   Matsumura, Tadayuki ^a   Kunitake, Yuji ^a   Oyama, Yuichiro ^a   Kaneda, Yusuke ^a   Muroyama, Masanori ^a   Sato, Toshinori ^a  

^a KYUSHU UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATIVE PROCESSING; BUFFER STORAGE; CACHE MEMORY; CONSERVATION; DATA STORAGE EQUIPMENT; ENERGY EFFICIENCY; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS;

APPLICATION-SPECIFIC PROCESSORS; CLOCK GATING; CLOCK SPEEDS; DVS PROCESSORS; DYNAMIC VOLTAGE SCALING; EMBEDDED APPLICATIONS; EMBEDDED-SYSTEM DESIGNS; ENERGY-EFFICIENT; INSTRUCTION SET ARCHITECTURE; LOW ENERGIES; MICROJOULE; PROCESSING ELEMENTS; SET-ASSOCIATIVE; SIGNAL GATING;

VOLTAGE STABILIZING CIRCUITS;

EID: 52349121541     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SASP.2008.4570790     Document Type: Conference Paper

References (14)

1. D. Shin and J. Kim, "Intra-task voltage scheduling on DVS-enabled hard real-time systems", IEEE Trans. on CAD of Integrated Circuits and Systems, Vol.24, Issue 10, pp. 1530-1549. Oct. 2005
2. N. Allah, Y. Wang, J. Xing, W. Nisar and A. Kazmi, "Towards Dynamic Voltage Scaling in Real-Time Systems - A Survey," International Journal of Computer Sciences and Engineering Systems, Vol.1, No.2. pp.93-104, April 2007
3. T. Ishihara and H. Yasuura, "Voltage Scheduling Problem for Dynamically Variable Voltage Processor," in Proc. of International Symposium on Low Power Electronics and Design, pp. 197-202, Aug., 1998.
4. T. Pering, T. Burd, and R. W. Brodersen, "The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms," in Proc. of International Symposium on Low Power Electronics and Design, pp.76-81, Aug., 1998.
5. T. Burd. T. Pering. A Stratakos and R. W. Brodersen, "A Dynamic Voltage Scaled Microprocessor System", IEEE Journal of Solid-State Circuits, vol.35, issue 11, pp.1571-1580, Nov., 2000.
6. J. Pouwelse, K. Langendoen and H. Sips, "Dynamic Voltage Scaling on a Low-Power Microprocessor," in Proc. of International Conference on Mobile Computing and Networking, pp.251-259, July, 2001.
7. Y. Shin and K. Choi, "Power Conscious Fixed Priority Scheduling for a Variable Voltage Processor," in Proc. of Design Automation Conference, pp. 134-139, June, 1999.
8. T. Okuma, T. Ishihara, and H. Yasuura, "Real-Time Task Scheduling for a Variable Voltage Processor," in Proc. of International Symposium on System Synthesis, pp.24-29, Nov., 1999.
9. S. Lee, and T. Sakurai, "Run-time Voltage Hopping for Low-power Real-time Systems," in Proc. of Design Automation Conference, pp. 806-809, June, 2000.
10. T. Burd, and R. W. Brodersen, "Design Issues for Dynamic Voltage Scaling," in Proc. of International Symposium on Low Power Electronics and Design, pp.9-14, Jul. 2000.
11. C. Q. Tran, H. Kawaguchi and T. Sakurai, "Low-power High-speed Level Shifter Design for Block-level Dynamic Voltage Scaling Environment," in Proc. of International Conference on Integrated Circuit Design and Technology, pp.229-232, May, 2005.
12. Toshiba Corp., "MeP Core (MeP-c4) User's Manual," http://www.semicon.toshiba.co.jp/eng/product/micro/
13. D. H. Albonesi, "Selective Cache Ways: On-Demand Cache Resource Allocation," in Proc. of International Symposium on Microarchitecture, pp.248-259, Nov., 1999.
14. S. M. Martin, K. Flautner, T. Mudge and D. Blaauw, "Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads," in Proc. of International Conference on Computer Aided Design, pp.721-725, Nov., 2002.