A 660MHz ZVS DC-DC converter using gate-driver charge-recycling in 0.18μm CMOS with an integrated output filter

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2008, Pages 140-146

  Alimadadi, Mehdi ^a   Sheikhaei, Samad ^a   Lemieux, Guy ^a   Palmer, Patrick ^a   Mirabbasi, Shahriar ^a   Dunford, William ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

OPTICAL DESIGN; POWER CONVERTERS; POWER ELECTRONICS; RECYCLING; WAVE FILTERS;

CHARGE RECYCLING; CHIP-LEVEL; DC CONVERTERS; DRIVE CIRCUITS; EXPERIMENTAL DATA; FULLY INTEGRATED; HIGH FREQUENCIES; LC FILTERS; LOW-SWING SIGNALING; ON CHIPS; OUTPUT FILTERING; PROTOTYPE CHIPS;

ZERO VOLTAGE SWITCHING;

EID: 52349110320     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2008.4591914     Document Type: Conference Paper

References (14)

1. N. Dragone, A. Aggarwal, and L. R. Carley, "An adaptive on-chip voltage regulation technique for low-power applications," in Proc. IEEE Int. Symposium on Low Power Electronics and Design (ISLPED), 2000, pp. 20-24.
2. A. J. Stratakos, S. R. Sanders, and R. W. Brodersen, "A low-voltage CMOS DC-DC converter for a portable battery-operated system," in Proc. IEEE Power Electronics Specialists Conference (PESC), 1994, pp. 619-626.
3. J. Xiao, A. Peterchev, J. Zhang and S. Sanders, "A 4μA-Quicent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 280-283.
4. S. C. O. Mathuna, T. O'Donnell, W. Ningning, and K. Rinne, "Magnetics on silicon: an enabling technology for power supply on chip," IEEE Trans. Power Electronics, vol. 20, no. 3, pp. 585-592, May 2005.
5. C. Yue, C. Yue and S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 743-752, 1998.
6. J. N. Burghartz, "Progress in RF inductors on silicon-understanding substrate losses," in IEEE Int. Electron Devices Meeting (IEDM) Dig. Tech. Papers, 1998, pp. 523-526.
7. J. N. Burghartz, D. C. Edelstein, M. Soyuer, H. A. Ainspan, and K. A. Jenkins, "RF circuit design aspects of spiral inductors on silicon," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2028-2034, Dec. 1998.
8. A. M. Niknejad, and R. G. Meyer, "Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC's," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1470-1481, Oct. 1998.
9. H. Samavati, A. Hajimiri, A. R. Shahani, G. N. Nasserbakht, and T. H. Lee, "Fractal capacitors," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2035-2041, Dec. 1998.
10. G. Villar, E. Alarcon, F. Guinjoan, and A. Poveda, "Optimized design of MOS capacitors in standard CMOS technology and evaluation of their Equivalent Series Resistance for power applications," in Proc. IEEE Int. Symposium Circuits and Systems (ISCAS), 2003, pp. 451-454.
11. J. Lin, "Challenges for SoC Design in Very Deep Submicron Technologies," National Semiconductor Corp. [Online]. Available: http://www.ece.uci.edu/codes+isss/Invited/JamesLin.pdf
12. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi and P. Palmer, "A 3GHz Switching DC-DC Converter Using Clock-Tree Charge-Recycling in 90nm CMOS with Integrated Output Filter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 532-533.
13. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer and W. Dunford, "Energy Recovery from High-frequency Clocks using DC-DC Converters," in Proc. IEEE Int. Symposium on Very Large Scale Integration (ISVLSI), 2008, pp. 162-167.
14. T. Y. Man, P. K. T. Mok and M. Chan, "A CMOS-Control Rectifier for Discontinuous-Conduction Mode Switching DC-DC Converters," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 358-359.