|
Volumn , Issue , 2008, Pages 1388-1392
|
Stochastic switching circuit synthesis
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ANALYSIS AND DESIGN;
BINARY FRACTIONS;
CIRCUIT SYNTHESIS;
DIGITAL LOGIC;
INTERNATIONAL SYMPOSIUM;
OPTIMAL SIZE;
POTENTIAL APPLICATIONS;
RELAY CIRCUIT;
SERIES-PARALLEL;
STOCHASTIC NETWORKS;
STOCHASTIC SWITCHING;
BOOLEAN FUNCTIONS;
CHOPPERS (CIRCUITS);
CYBERNETICS;
ELECTRIC SWITCHGEAR;
INFORMATION THEORY;
MAPS;
PROBABILITY;
RISK ASSESSMENT;
STOCHASTIC PROGRAMMING;
SWITCHING CIRCUITS;
SWITCHING THEORY;
TECHNICAL PRESENTATIONS;
TECHNOLOGY;
NETWORKS (CIRCUITS);
|
EID: 52349098984
PISSN: 21578101
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISIT.2008.4595215 Document Type: Conference Paper |
Times cited : (25)
|
References (7)
|