A HW/SW design methodology for embedded SIMD vector signal processors

International Journal of Embedded Systems

Volumn 3, Issue 3, 2008, Pages 160-169

  Robelly, J Pablo ^a   Cichon, Gordon ^a   Ahlendorf, Hendrik ^a   Fettweis, Gerhard ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

SIMD vector processors; Synchronous transfer architecture

Indexed keywords

EMBEDDED SYSTEMS; HARDWARE-SOFTWARE CODESIGN; INTEGRATED CIRCUIT DESIGN; PARALLEL PROCESSING SYSTEMS; SOFTWARE DESIGN;

AUTOMATIC GENERATION; COMPUTATIONAL MODEL; COMPUTATIONAL REQUIREMENTS; DESIGN METHODOLOGY; SIGNAL PROCESSING APPLICATIONS; SYNCHRONOUS TRANSFER ARCHITECTURES; VECTOR PROCESSORS; VECTOR SIGNAL PROCESSORS;

SIGNAL PROCESSING;

EID: 52249100999     PISSN: 17411068     EISSN: 17411076     Source Type: Journal    
DOI: 10.1504/IJES.2008.020297     Document Type: Article

References (17)

1. Aho, A.V., Sethi, R. and Ullman, J.D. (1985) Compilers. Principles, Techniques, and Tools, Addison-Wesley, Amsterdam.
2. Cichon, G., Robelly, J.P., Seidel, H., Bronzel, M. and Fettweis, G. (2004a) 'Synchronous Transfer Architecture (STA)', Lecture Notes on Computer Science, Springer-Verlag, Berlin, July, pp.343-352.
3. Cichon, G., Robelly, J.P., Seidel, H., Bronzel, M. and Fettweis, G. (2004b) Compiler scheduling for STA processors', Proceedings of the International Conference on Parallel Computing in Electrical Engineering PARELEC, Dresden, Germany, September, pp.45-60.
4. Davio, M. (1981) 'Kronecker products and Shuffe Algebra', IEEE Trans. on Computers, Vol. C-30, No. 2, February, pp.116-125.
5. Fettweis, G.P. (2003) 'Embedded SIMD vector signal proces-sor design', Proceedings of the Third International Work-shop on Systems, Architectures, Modeling and Simulation (Samos '2003), Samos, Greece, July, pp.71-76.
6. Feuer, A. and Goodwin, G.C. (1996) Sampling in Digital Signal Processing and Control, Birkhaeuser.
7. Halambi, A. and Grun, P. (1999) 'EXPRESSION: A language for Architecture exploration through compiler/simulator retargetability', Proceedings of the European Conference on Design, Automation and Test (DATE), March, pp.485-490.
8. Hennessy, J.L. and Patterson, D.A. (2003) Computer Architecture: A Quantitative Approach, Morgan Kaufmann.
9. Muchnik, S. (1997) Advanced Compiler Design and Implementation, Morgan Kaufmann Publishers, San Francisco, CA, USA.
10. Pees, S., Hoffmann, A., Zivojnovic, V. and Meyr, H. (1999) 'LISA - machine description language for cycle-accurate models of programmable DSP architectures', 36th Design Automation Conference (DAC 99), New Orleans, June, pp.933-938.
11. Pueschel, M. and Moura, J. (2003) 'The algebraic approach to the discrete cosine and sine transforms and their fast algorithms', SIAM Journal of Computing, Vol. 32, No. 5, pp.1280-1316.
12. Pueschel, M., Singer, B., Veloso, M. and Moura, J. (2001) 'Fast automatic generation of DSP algorithms', Lecture Notes on Computer Science, Springer-Verlag, London, UK, pp.97-106.
13. Robelly, J.P. Cichon, G. Seidel, H. Fettweis, G. (2004) 'Implementation of recursive digital filters into vector SIMD DSP architectures', Proceedings of the International Conference on Acoustics, Speech and Signal Processing. ICASSP, Montreal, Canada, May, Vol. 5, pp.V-165-168.
14. Seidel, H., Matus, E., Cichon, G., Robelly, J.P., Bronzel, M. and Fettweis, G. (2004) 'Generated DSP cores for the implementation of an OFDM communications system', Lecture Notes on Computer Science, Springer-Verlag, Berlin, July, pp.353-362.
15. Tolimieri, R., An, M. and Lu, C. (1997) Algorithms for Discrete Fourier Transform and Convolution, Springer-Verlag, New York, USA.
16. Weiss, M. and Fettweis, G. (1996) 'Dynamic codewidth reduction for VLIW instruction set architectures in digital signal processors', Proceedings of the 3rd. Int. Workshop in Signal and Image Processing IWSIP'96, Manchester, USA, January, pp.571-520.
17. Zivojnovic, V. (1996) 'LISA - machine description language and generic machine model for HW/SW co-design', IEEE Workshop on VLSI Signal Processing, San Francisco, CA, USA.