New linear SEC-DED codes with reduced triple error miscorrection probability

Proceedings - 14th IEEE International On-Line Testing Symposium, IOLTS 2008

Volumn , Issue , 2008, Pages 37-42

  Richter, Michael ^a   Oberlaender, Klaus ^b   Goessel, Michael ^a  

^a UNIVERSITY OF POTSDAM   (Germany)

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ADMINISTRATIVE DATA PROCESSING; CODES (STANDARDS); CONTROL THEORY; ERROR CORRECTION; ERRORS; PROBABILITY;

BIT ERRORS; CONTROL BITS; ERROR-DETECTING CODES; HAMMING CODES; INFORMATION BITS; LOWER BOUNDS; ON-LINE TESTING;

CODES (SYMBOLS);

EID: 52049098657     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2008.27     Document Type: Conference Paper

References (15)

1. N. M. Abramson. A class of systematic codes for non-independent errors. IEEE Transactions on Information Theory, 5(4):150-157, December 1959.
2. H.-G. Beyer and H.-P. Schwefel. Evolution strategies - A comprehensive introduction. Natural Computing, 1(1):3-52, Mar. 2002.
3. D. C. Bossen, C. L. Chen, and M. Y. Hsiao. Fault Alignment Exclusion for Memory Using Address Permutation. IBM Journal of Research and Developement, 28(2):170-176, 1984.
4. C. Chen and M. Hsiao. Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the Art Review. IBM Journal of Research and Development, 28:124-134, 1984.
5. A. Dutta and N. Touba. Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code. In VLSI Test Symposium, 2007. 25th IEEE, pages 349-354, 6-10 May 2007.
6. E. Fujiwara and D. Pradhan. Error-control coding in computers. Computer, 23(7):63-72, 1990.
7. S. Ghosh, S. Basu, and N. Touba. Reducing power consumption in memory ECC checkers. In Test Conference, 2004. Proceedings. ITC 2004. International, pages 1322-1331, 2004.
8. R. W. Hamming. Error Detecting and Correcting Codes. The Bell System Technical Journal, 29(2):147-16, Apr. 1950.
9. J. H. Holland. Adaptation in Natural and Artificial Systems. University of Michigan Press, 1975.
10. M. Y. Hsiao. A Class of Optimal Minimum Odd-weight-column SEC-DED Codes. IBM Journal of Research and Developement, 14(4):395-401, 1970.
11. M. Y. Hsiao and D. C. Bossen. Orthogonal Latin Square Configuration for LSI Memory Yield and Reliability Enhancement. IEEE Transactions on Computers, 24(5):512-516, May 1975.
12. S. Lin and D. J. Costello. Error Control Coding. Pearson US Imports & PHIPEs, 2004.
13. S. Luke. ECJ 16: A Java evolutionary computation library. http://www.cs.gmu.edu/∼eclab/projects/ecj/, 2007.
14. W. W. Peterson and E. J. Weldon(Jr.). Error Correcting Codes. The MIT-Press, 1994.
15. T. R. N. Rao and E. Fujiwara. Error Control Coding for Computer Systems. Prentice Hall, New-York, 1989.