Toward A mixed-signal reconfigurable ASIC for real-time activity recognition

Proc. 5th Int. Workshop on Wearable and Implantable Body Sensor Networks, BSN2008, in conjunction with the 5th Int. Summer School and Symp. on Medical Devices and Biosensors, ISSS-MDBS 2008

Volumn , Issue , 2008, Pages 227-230

  Wang, Lei ^a   Thiemjarus, Surapa ^b   Lo, Benny ^b   Yang, Guang Zhong ^b  

^a SHENZHEN INSTITUTES OF ADVANCED TECHNOLOGY   (China)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BIOSENSORS; DATA PROCESSING; ELECTRIC POWER SUPPLIES TO APPARATUS; LITHOGRAPHY; NETWORKS (CIRCUITS); NONMETALS; OPTICAL DESIGN; SENSORS; SILICON;

ACTIVITY RECOGNITION; ARTIFICIAL NEURONS; CHIP SIZES; CMOS TECHNOLOGIES; CONFIGURABLE; CONTEXT-AWARE; EDA TOOLS; MEDICAL DEVICES; MIXED SIGNALS; MIXED-SIGNAL ASIC; OVERALL POWER; RE-CONFIGURABLE; SIGNAL CONDITIONING; SINGLE SILICON SUBSTRATE; SUMMER SCHOOLS; SYSTEM ARCHITECTURES; ULTRA-LOW-POWER; WEARABLE SENSORS; WIRELESS TRANSMISSIONS;

SENSOR NETWORKS;

EID: 51949107797     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSMDBS.2008.4575060     Document Type: Conference Paper

References (22)

1. G.Z. Yang, Body sensor networks. Springer-Verlag London. 2006.
2. M. J. Mathie, A. C. F. Coster, N. H. Lovell and B. G. Celler, Accelerometry: providing an integrated, practical method for long-term, ambulatory monitoring of human movement, Physiological Measurement, 25, pp. R1-R20, 2004.
3. L. Wang, B. Lo, and G.Z. Yang, Multichannel reflective PPG earpiece sensor with passive motion cancellation, IEEE Trans. on Biomedical Circuits and Systems, 1(4), pp. 235-241, 2007.
4. S. J. M. Bamberg, A. Y. Benbasat, D. M. Scarborough, and J. A. Paradiso, Gait analysis using a shoe-integrated wireless sensor system, IEEE Trans. on Information Technology in Biomedicine, to be published, 2008.
5. O. Aziz, L. Atallah, B. Lo, M. ElHelw, L. Wang, and G.Z. Yang, A pervasive body sensor network for measuring post-operative recovery at home, Surgical Innovations. 2007.
6. http://www.coolfluxdsp.com/
7. S. Wetterling, Analog concepts in electrical engineering - fundamentals, Servenger LLC, 2006.
8. http://www.anadigm.com/
9. P. W. Hollis and J. J. Paulos, A neural network learning algorithm tailored for VLSI implementation, IEEE Trans. on Neural Networks, 5(5), pp. 784-791, 1994.
10. G. E. R. Cowan, R. C. Melville, and Y. P. Tsividis, A VLSI analog computer/digital computer accelerator, IEEE J. of Solid-State Circuits, 41(1), pp. 42-53, 2006.
11. A. F. Murray, Silicon implementations of neural networks, Proc. of IEE, 138(1), pp. 3-12, 1991.
12. M. Yildiz, S. Minaei, and I. C. Goknar, A CMOS classifier circuit using neural networks with novel architecture, IEEE Trans. on Neural Networks, 18(6), pp. 1845-1849, 2007.
13. S. Thiemjarus, A framework for contextual data fusion in body sensor networks, chapter 5, PhD thesis, September 2007.
14. S. Thiemjarus, B. Lo, and G-Z Yang. A spatio-temporal architecture for context aware sensing, BSN 2006, Boston, USA, pp. 1-4, 2006.
15. E. Pierzchala, Analog Integrated Circuits and Signal Processing, 17, Kluwer Academic Publishers, Boston.
16. L. S. Y. Wong, S. Hossain, and A. Walker, Leakage current cancellation technique for low power switcher-capacitor circuits, Intl. Symposium on Low Power Electronics and Design, pp. 310-315, 2001.
17. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, chapter 9, Oxford University Press, USA, 2002.
18. R. C. Chang, B. J. Sheu, J. Choi, and D. C. Chen, Programmable-weight building blocks for analog VLSI neural network processors, Analog Integrated Circuits and Signal Processing, 9, pp. 215-230, 1996.
19. P. Ienne, P. Thiran, and N. Vassilas, Modified self-organizing feature map algorithms for efficient digital hardware implementation, IEEE Trans. on Neural Networks, 8(2), pp. 315-330, 1997.
20. A. Krohn, M. Beigl, C. Decker, and et al, Inexpensive and automatic calibration for acceleration sensors, Lecture Notes in Computer Science, 3598, pp. 245-258, 2005.
21. A. J. Montalvo, R. S. Gyurcsik, and J. J. Paulos, Towards a general-purpose analog VLSI neural network with on-chip learning, 8(2), pp. 413-423, 1997.
22. http://www.cis.hut.fi/projects/somtoolbox/