Energy recovery from high-frequency clocks using DC-DC converters

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008

Volumn , Issue , 2008, Pages 162-167

  Alimadadi, M ^a   Sheikhaei, S ^a   Lemieux, G ^a   Mirabbasi, S ^a   Dunford, W ^a   Palmer, P ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOBILE DRIVERS; CMOS INTEGRATED CIRCUITS; CONTROL SYSTEM STABILITY; DC-DC CONVERTERS; ELECTRIC CLOCKS; ELECTRIC CURRENTS; ENERGY CONSERVATION; ENERGY EFFICIENCY; HVDC POWER TRANSMISSION; POWER CONVERTERS; TECHNOLOGY; VOLTAGE REGULATORS;

BODY BIASING; BUCK-BOOST; BUFFER CHAIN; CLOCK NETWORKS; DC CONVERTERS; DIGITAL CHIPS; DUTY CYCLES; ENERGY RECOVERY; HIGH FREQUENCIES; HIGH OPERATING FREQUENCY; HIGH SPEEDS; LOW VOLTAGES; OFF-CHIP; ON CHIPS; OUTPUT POWERS; RECOVERING ENERGY; SINGLE-EDGE-TRIGGERED; VLSI TECHNOLOGIES; VOLTAGE REGULATIONS;

CLOCKS;

EID: 51849164958     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2008.102     Document Type: Conference Paper

References (7)

1. J. Friedrich, B. McCredie, N. James, B. Huott, B. Curran, E. Fluhr, G. Mittal, E. Chan, Y. Chan, D. Plass, S. Chu, H. Le, L. Clark, J. Ripley, S. Taylor, J. Dilullo and M. Lanzerotti, "Design of the Power6 Microprocessor," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 96-97.
2. M. Stan and W. Burleson, "Low-power CMOS clock drivers," in Proc. ACM/IEEE Int. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU Workshop), 1995, pp. 149-156.
3. S. C. Chan, K. L. Shepard, and P. J. Restle, "Uniform-Phase Uniform-Amplitude Resonant-Load Global Clock Distributions," IEEE J. Solid-State Circuits, vol. 40, no. 1, Jan. 2005, pp. 102-109.
4. G. Lemieux, M. Alimadadi, S. Sheikhaei, P. Palmer, S. Mirabbasi, "SoC Energy Savings = Reduce+Reuse+Recycle", to appear at IEEE Canadian Conference on ECE, Niagara Falls, ON, May 2008.
5. J. W. Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. Antoniadis, A. P. Chandrakasan and V. De, "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," IEEE J. Solid-State Circuits, vol. 37, no. 11, Nov. 2002, pp. 1396-1402.
6. S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A Multi-Stage Interleaved Synchronous Buck Converter with Integrated Output Filter in a 0.18μm SiGe Process," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 356-357.
7. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi and P. Palmer, "A 3GHz Switching DC-DC Converter Using Clock-Tree Charge-Recycling in 90nm CMOS with Integrated Output Filter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 532-533.