60 GHz transmitter circuits in 65nm CMOS

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2008, Pages 641-644

  Valdes Garcia, Alberto ^a   Reynolds, Scott ^a   Plouchart, Jean Oliver ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

CMOS; Millimeter wave; Power amplifier; Up conversion mixer; Wireless transmitter

Indexed keywords

1-DB COMPRESSION POINT; BULK CMOS; CMOS; CONVERSION LOSSES; DESIGN CONSIDERATIONS; FUNDAMENTAL BUILDING; MILLIMETER WAVES; MILLIMETER-WAVE; PEAK POWERS; POWER AMPLIFIER; RADIO FREQUENCY INTEGRATED CIRCUITS; SINGLE-ENDED; SINGLE-STAGE; STATE-OF-THE-ART PERFORMANCE; TRANSMITTER CIRCUITS; UP-CONVERSION MIXER; UP-CONVERSION MIXERS; WIRELESS APPLICATIONS; WIRELESS TRANSMITTER;

CMOS INTEGRATED CIRCUITS; DATA COMPRESSION; DIGITAL INTEGRATED CIRCUITS; ELECTRONICS INDUSTRY; HETEROJUNCTION BIPOLAR TRANSISTORS; MIXING; POWER AMPLIFIERS; RADIO WAVES; TRANSMITTERS;

INTEGRATED CIRCUITS;

EID: 51849156047     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2008.4561519     Document Type: Conference Paper

References (14)

1. S. Reynolds, et. al., "Second Generation Transceiver Chipset Supporting Multiple Modulations at Gb/s data rates", IEEE BCTM, pp. 192-197, October 2007.
2. S. Emami, et. al., "A Highly Integrated 60GHz CMOS Front-End Receiver", IEEE ISSCC, pp. 190-191, Feb. 2007.
3. T. Mitomo, et. al., "A 60-GHz CMOS Receiver with Frequency Synthesizer", IEEE Symp. VLSI Circuits, pp. 172-173, June 2007.
4. K. Tang, M. Khanpour and S. Voinigescu, "65-nm CMOS, W-Band Receivers for Imaging Applications", IEEE CICC, pp. 749-752, Sept. 2007.
5. T. Yao et. al., "60-GHz PA and LNA in 90nm RF-CMOS", IEEE RFIC, June 2006.
6. B. Heydari, et. al., "A 60 GHz Power Amplifier in 90nm CMOS Technology", IEEE CICC, pp. 769-772, Sept. 2007.
7. M. Khanpout, et. al. "A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio", IEEE CSICS, pp. 121-124, Oct. 2007.
8. S. Voinigescu, et. al., "CMOS SOCs at 100 GHz: System Architectures, Device Characterization, and IC Design Examples", IEEE ISCAS, pp. 1971-1974, May 2007.
9. M. Varonen et. al., "V-band Balanced Resistive Mixer in 65-nm CMOS", IEEE ESSClRC, pp. 360-363, Sept. 2007.
10. I. C. H. Lai, Y. Kambayashi, and M. Fujishima, "50GHz Double-Balanced Up-Conversion Mixer Using CMOS 90nm Process", IEEE ISCAS, pp. 2542-2545, May 2007.
11. P.-C. Huang, et. al. "A compact 35-65 GHz up-conversion mixer with integrated broadband transformers in 0.18-um SiGe BiCMOS technology", IEEE RFIC, pp. 243-246, June 2006.
12. I. C. H. Lai and M. Fujishima, "An Integrated 20-26 GHz CMOS Up-Conversion Mixer with Low Power Consumption", IEEE ESSCIRC, pp. 400-403, Sept. 2006.
13. A. Verma, et. Al., "A Low-Power Up-Conversion CMOS Mixer for 22-29 Ultra-Wideband Applications", IEEE TMTT, Vol. 54, No. 8, August 2006, pp. 3295-3300.
14. M. Varonen, et. al., "Millimeter-wave amplifiers in 65-nm CMOS", IEEE ESSCIRC, pp. 280-283, Oct. 2007.