Run-time adaptable architectures for heterogeneous behavior embedded systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4943 LNCS, Issue , 2008, Pages 111-124

  Beck, Antonio Carlos S ^a   Rutzig, Mateus B ^a   Gaydadjiev, Georgi ^b   Carro, Luigi ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CAVITY RESONATORS; CHLORINE COMPOUNDS; COMPUTER PROGRAMMING LANGUAGES; DATA MINING; INTEGRATED CIRCUITS; OPTIMIZATION;

ADAPTABLE ARCHITECTURES; COMPUTATIONAL CAPABILITIES; COMPUTATIONAL KERNELS; DATA STREAMING; EMBEDDED APPLICATIONS; EMBEDDED DEVICES; FUNCTIONAL UNITS; PROGRAMMABILITY; RE-CONFIGURABLE ARCHITECTURE; RE-CONFIGURABLE COMPUTING; RECONFIGURABLE SYSTEMS; RUN-TIME; SINGLE PLATFORM;

EMBEDDED SYSTEMS;

EID: 51849111914     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-78610-8_13     Document Type: Conference Paper

References (13)

1. Wilcox, K., Manne, S.: Alpha processors: A history of power issues and a look to the future. In: CoolChips Tutorial An Industrial Perspective on Low Power Processor Design in conjunction with Micro, vol. 33 (1999)
2. Stitt, G., Vahid, F.: The Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic. IEEE Design and Test of Computers (2002)
3. Compton, K., Hauck, S.: Reconfigurable computing: A survey of systems and software. ACM Computing Surveys 34(2), 171-210 (2002)
4. Hauck, S., Fry, T., Hosler, M., Kao, J.: The Chimaera reconfigurable functional unit. In: Proc. IEEE Symp. FPGAs for Custom Computing Machines, Napa Valley, CA, pp. 87-96 (1997)
5. Hauser, J.R., Wawrzynek, J.: Garp: a MIPS processor with a reconfigurable coprocessor. In: Proc. 1997 IEEE Symp. Field Programmable Custom Computing Machines, pp. 12-21 (1997)
6. Sankaralingam, k., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S.W., Moore, C.R.: Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture. In: Proc. of the 30th Int. Symp. on Computer Architecture, pp. 422-433 (2003)
7. Swanson, S., Michelson, K., Schwerin, A., Oskin, M.: WaveScalar. MICRO, vol. 36 (December 2003)
8. Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R.: PipeRench: A Reconfigurable Architecture and Compiler. IEEE Computer, 70-77 (April 2000)
9. Lysecky, R., Stitt, G., Vahid, F.: Warp Processors. ACM Transactions on Design Automation of Electronic Systems (TODAES), 659-681 (July 2006)
10. Clark, N., Kudlur, M., Park, H., Mahlke, S., Flautner, K.: Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization. In: International Symposium on Microarchitecture (MICRO-37), pp. 30-40 (December 2004)
11. Beck, A.C.S., Rutzig, M.B., Gaydadjiev, G.N., Carro, L.: Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications. In: Design, Automation and Test in Europe (DATE), Munique (March 2008)
12. Vassiliadis, S., Cotofana, S.D., Wong, S.: The MOLEN ρμ-Coded Processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 275-285. Springer, Heidelberg (2001)
13. Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In: 4th Workshop on Workload Characterization, Austin, TX (December 2001)