FPGA-based circuit model emulation of quantum algorithms

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008

Volumn , Issue , 2008, Pages 399-404

  Aminian, Mahdi ^a   Saeedi, Mehdi ^a   Zamani, Morteza Saheb ^a   Sedighi, Mehdi ^a  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CIRCUIT THEORY; COMPUTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NETWORKS (CIRCUITS); QUANTUM COMPUTERS; QUANTUM OPTICS; TECHNOLOGY;

CIRCUIT MODELING; HARDWARE EMULATION; PROCESSING SPEEDS; QUANTUM ALGORITHMS; QUANTUM BITS; QUANTUM CIRCUITS; QUBIT STATES; SOFTWARE SIMULATIONS; VLSI TECHNOLOGIES;

QUANTUM THEORY;

EID: 51849103289     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2008.43     Document Type: Conference Paper

References (20)

1. M. A. Nielsen, I.L. Chuang, Quantum Computation and Quantum Information, Cambridge University Press, Wiley Publishing, 2000.
2. D. C. Marinescu, G. M. Marinescu, Approaching Quantum Computing, Prentice Hall, 2005.
3. S. Imre, F. Balazs, Quantum Computing and communications: An Engineering Approach, John Wiley Publishing, 2005.
4. I. G. Karafyllidis, "Quantum Computer Simulator Based on the Circuit Model of Quantum Computation", IEEE Transactions on Circuits and Systems, Volume 52, 2005, PP. 1590 - 1596.
5. G. F. Viamontes, I. L. Markov, J. P. Hayes, "Improving Gate-Level Simulation of Quantum Circuits", Quantum Information Processing, Volume 2(5), 2003, PP. 347-380.
6. A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Schor, T. Sleator, J. Smolin, H. Weinfurter, "Elementary Gates for Quantum Computation", Physical Rev, No. 52, 1995, pp. 3457-3467.
7. A. U. Khalid, Z. Zilic, K. Radecka, "FPGA Emulation of Quantum Circuits", International Conference on Computer Design, 2004, PP. 310-315.
8. G. Negovetic, M. Perkowski, M. Lukac, A. Buller, "Evolving Quantum Circuits and an FPGA-Based Quantum Computing Emulator", International Workshop on Boolean Problems, 2002.
9. M. Fujishima, K. Saito, M. Onouchi, H. Hoh, "HighSpeed Processor for Quantum-Computing Emulation and its Applications", International Symposium on Circuits and Systems, Volume 4, 2003, PP. IV-884 - IV-887.
10. M. Fujishima, "FPGA-Based High-Speed Emulator of Quantum Computing", International Conference on Field-Programmable Technology, 2003, PP. 21 - 26.
11. K. Iwama, Y. Kambayashi, S. Yamashita, "Transformation Rules for Designing CNOT-Based Quantum Circuits", Design Automation Conference, 2002, PP. 419-424.
12. M. Saeedi, M. Sedighi, M. Saheb Zamani, "A New Methodology for Quantum Circuit Synthesis: CNOT-Based Circuits as an Example", International Workshop on Logic Synthesis, 2007.
13. A. Younes, J. Miller, "Automated method for building CNOT based quantum circuits for Boolean functions", Los Alamos physics preprint archive, quant-ph/0304099, 2003.
14. A. Younes, J. Miller, "Representation of Boolean Quantum Circuits as Reed-Muller Expansions", Los Alamos Physics preprint archive, quant-ph/0305134, 2003.
15. M. Saeedi, M. Sedighi, M. Saheb Zamani, "A Novel Synthesis Algorithm for Reversible Circuits", International Conference on Computer-Aided Design, 2007, PP. 65-68.
16. Z. Zilic, K. Radecka, "The Role of Super-fast Transforms in Speeding up Quantum Computations", International Symposium on Multiple-Valued Logic, 2002, PP. 129 - 135.
17. Wikipedia, "Quantum Computer", July 2007.
18. "LibQuantum", Online Quantum Library Documentation, Available: http://www.enyo.de/libquantum/
19. http://www.altera.com/
20. D. Maslov, "Reversible Logic Synthesis Benchmarks", Available: http://webhome.cs.uvic.ca/∼dmaslov/