메뉴 건너뛰기




Volumn , Issue , 2008, Pages 1452-1455

Low power and robust 7T dual-Vt SRAM circuit

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; FLUIDIZED BED COMBUSTION; HAND HELD COMPUTERS; LEAKAGE CURRENTS; SPEED; SYSTEM STABILITY; TECHNICAL PRESENTATIONS; THRESHOLD VOLTAGE; TRANSISTORS;

EID: 51749118922     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541702     Document Type: Conference Paper
Times cited : (87)

References (8)
  • 4
  • 8
    • 31344451652 scopus 로고    scopus 로고
    • A 3-GHz 70-Mb SRAM in 65-nm CMOS Technology with Integrated Column-Based Dynamic Power Supply
    • January
    • K. Zhang et al., "A 3-GHz 70-Mb SRAM in 65-nm CMOS Technology with Integrated Column-Based Dynamic Power Supply," IEEE Journal of Solid-State Circuits, Vol. 41, No. 1, pp.146-151, January 2006.
    • (2006) IEEE Journal of Solid-State Circuits , vol.41 , Issue.1 , pp. 146-151
    • Zhang, K.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.