Low-voltage circuit design for widespread sensing applications

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 2558-2561

  Lin, Yu Shiang ^a   Hanson, Scott ^a   Albano, Fabio ^a   Tokunaga, Carlos ^a   Haque, Razi Ul ^a   Wise, Kensall ^a   Sastry, Ann Marie ^a   Blaauw, David ^a   Sylvester, Dennis ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS; NETWORKS (CIRCUITS); TECHNICAL PRESENTATIONS; TELECOMMUNICATION EQUIPMENT; UBIQUITOUS COMPUTING;

COMPUTING SYSTEMS; ENVIRONMENTAL MONITORING; INTERNATIONAL SYMPOSIUM; SENSING APPLICATIONS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 51749114631     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541978     Document Type: Conference Paper

References (30)

1. S. Hanson, et al., "Performance and Variability Optimization Strategies in a Sub-200mV, 3.5pJ/inst, 11nW Subthreshold Processor," Symp. on VLSI Circuits, pp. 252-253, 2007.
2. A. Wang, A. Chandrakasan, "A 180mV FFT processor using subthreshold circuit techniques," Int. Solid-State Circuits Conf., pp. 292-293, 2004.
3. B. Zhai, D. Blaauw, D. Sylvester, K. Flautner, "Theoretical and Practical Limits of Dynamic Voltage Scaling," Design Automation Conf., pp. 868-873, 2004.
4. B. Calhoun, A. Chandrakasan, "Characterizing and Modeling Minimum Energy Operatoin for Subthreshold Circuits," Int. Symp. On Low Power Electronics and Design, pp. 90-95, 2004.
5. B. Zhai, S. Hanson, D. Blaauw, D. Sylvester, "Analysis and Mitigation of Variability in Subthreshold Design, pp. 20-25, 2005.
6. B. Calhoun, A. Chandrakasan, "Analyzing Static Noise Margin for Sub-threshold SRAM in 65nm CMOS," European Solid-State Circuits Conf., pp 363-366, 2005.
7. B. Zhai, D. Blaauw, D. Sylvester, S. Hanson, "A Sub-200mV 6T SRAM in 0.13μm CMOS," Int. Solid-State Circuits Conf., pp. 332-333, 2007.
8. L. Chang, et al., "Stable SRAM cell design for the 32nm node and beyond," Symp. on VLSI Technology, 128-129, 2005.
9. B. Calhoun, A. Chandrakasan, "A 256kb Sub-threshold SRAM in 65nm CMOS," Int. Solid-State Circuits Conf., pp. 628-629, 2006.
10. T. Kim, J. Liu, J. Keane, C.H. Kim, "A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme," Int. Solid-State Circuits Conf., pp 330-331, 2007.
11. N. Verma, A. Chandrakasan, "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy," Int. Solid-State Circuits Conf., pp. 328-329, 2007.
12. S.V. Kumar, C.H. Kim, S.S. Sapatnekar, "Mathematically-Assisted Adaptive Body Bias (ABB) for Temperature Compensation in Gigascale LSI Systems," Asia-South Pacific Design Automation Conf., pp. 559-564, 2006.
13. R.J. Drost, R.D. Hopkins, R. Ho, I.E. Sutherland, "Proximity communication," Journal of Solid-State Circuits, pp. 1529-1535, 2004.
14. N. Miura, D. Mizoguchi, T. Sakurai, T. Kuroda, "Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect," Journal of Solid-State Circuits, pp. 829-837, 2005.
15. J. Chen, M.P. Flynn, J. Hayes, "A Fully Integrated Auto-Calibrated Super-Regenerative Receiver," Int. Solid-State Circuits Conf., 2006.
16. Y.-S. Lin, D. Sylvester, D. Blaauw, "A sub-pW timer using gate leakage for ultra low power sub-Hz monitoring systems," Custom Integrated Circuits Conf, 2007.
17. A. Raychowdhury, B.C. Paul, S. Bhunia, K. Roy, "Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation," Trans. on VLSI Systems, pp. 1213-1224, 2005.
18. S. Hanson, M. Seok, D. Sylvester, D. Blaauw, "Nanometer Device Scaling in Subthreshold Circuits," Design Automation Conf., 2007.
19. S. Hanson, et al., "Ultralow-voltage minimum-energy CMOS," IBM Journal of Research and Development, Vol. 50, pp. 469-90, 2006.
20. J.A. Paradiso, T. Starner, "Energy scavenging for mobile and wireless electronics," Pervasive Computing, pp. 18-27, 2005.
21. G.-Y. Wei, M. Horowitz, "A Fully Digital, Energy-Efficient Adaptive Power-Supply Regulator," Journal of Solid-State Circuits, Vol. 34, pp. 520-528, 1999.
22. S.V. Cheong, H. Chung, A. Ioinovici, "Inductorless DC-to-DC Converter with High Power Density," Trans. on Industrial Electronics, Vol. 41, pp. 208-215, 1994.
23. F. Lee, A. Chandrakasan, "A 2.5nJ/b 0.65V 3-to-5GHz Subbanded UWB Receiver in 90nm CMOS," Int. Solid-State Circuits Conf., pp. 116-117, 2007.
24. J.W. Long, B. Dunn, D.R.Rolison, H.S. White, "Three-dimensional battery architectures," Chemical Reviews, Vol. 104, pp. 4463-4492, 2004.
25. B. Bates, et al., "Thin-film lithium and lithium-ion batteries," Solid State Ionics, Vol. 135, pp. 33, 2000.
26. P.H. Humble, J.N. Harb, R. LaFollette, "Microscopic nickel-zinc batteries for use in autonomous microsystems," Journal of the Electrochemical Society, Vol 148, pp. A1357, 2001.
27. PATENT DISCLOSURE #3633, A.M Sastry, F. Albano, "Micromachined Deposited Battery," 2007.
28. K.A. Cook, A.M. Sastry, "An Algorithm for Selection and Design of Hybrid Power Supplies for MEMS with a Case study of a Micro-gas Chromatograph System," Journal of Power Sources, Vol. 140, pp. 181-202, 2005.
29. K.A. Cook, F. Albano, P.E. Nevius, A.M. Sastry, "POWER (Power Optimization for Wireless Energy Requirements): A MatLab Based Algorithm for Design of Hybrid Energy Systems," Journal of Power Sources, Vol 159, pp. 758-780, 2006.
30. F. Albano, et al., "Design of an implantable power supply for an intraocular sensor, using POWER (Power Optimization for Wireless Energy Requirements)," Journal of Power Sources, Vol 170, pp. 216-224, 2007.