Leakage-based differential power analysis (LDPA) on Sub-90nm CMOS cryptosystems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 252-255

  Lin, Lang ^a   Burleson, Wayne ^a  

^a UNIVERSITY OF MASSACHUSETTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; RADIO NAVIGATION; SIGNAL ANALYSIS; SMART CARDS; TECHNICAL PRESENTATIONS; TECHNOLOGY;

CRYPTOSYSTEMS; LEAKAGE POWER;

CRYPTOGRAPHY;

EID: 51749110467     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541402     Document Type: Conference Paper

References (19)

1. P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis: leaking secrets," Proc. of CRYPTO'99, LNCS 1666, pp. 388-397, 1999.
2. R. Novak, "Side-channel attack on substitution blocks," ACNS 2003, LNCS 2846, pp. 307-318, 2003.
3. M. Hutter, S. Mangard, M. Feldhofer, "Power and EM attacks on passive 13.56 MHz RFID devices," CHES 2007, LNCS 4727, pp. 320-333, 2007.
4. S. B. Ors, E. Oswald and B. Preneel, "Power-analysis attacks on an FPGA - first experimental results," CHES 2003, LNCS 2779, pp. 35-50, 2003.
5. L. Goubin and J. Patarin, "DES and differential power analysis - the duplication method," CHES 1999, LNCS 1717, pp. 158-172, 1999.
6. S. Yang, W. Wolf, N. Vijaykrishnan, D. Serpanos, and Y. Xie, "Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach," Proc. Design, Automation & Test in Europe, pp. 64-69, 2005.
7. H. Saputra, et al., "Masking the energy behavior of DES encryption," Proc. Design, Automation & Test in Europe, pp. 84-89, 2003.
8. K. Tiri, M. Akmal, and I. Verbauwhede, "A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards," 29 European Solid-State Circuits Conference, 2002.
9. T. Popp and S. Mangard, "Masked dual-rail pre-charge logic: DPA-resistance without routing constraints," CHES 2005, LNCS 3659, pp. 172-186, 2005.
10. Z. Toprak, Y. Leblebici, "Low-power current mode logic for improved DPA-resistance in embedded systems," ISCAS, pp. 1059-1062, May 2005.
11. T. Popp, S. Mangard, "Implementation aspects of the DPA-resistant logic style MDPL," ISCAS, pp. 21-24, May 2006.
12. K. Tiri, I. Verbauwhede, "Securing encryption algorithms against DPA at the logic level: next generation smart card technology," CHES 2003, LNCS 2779, pp. 125-136, 2003.
13. H. Su, F. Liu, A. Devgan, E. Acar and S. Nassif, "Full chip leakage estimation considering power supply and temperature variations," ISLPED 2003, pp. 78-83, Aug. 2003.
14. A. Rastogi, K. Ganeshpure, S. Kundu, "A study on impact of leakage current on dynamic power," ISCAS 2007, pp. 1069-1072, May 2007.
15. C. Hu et al., "BSIM4.6.1 MOSFET Model", User's manual, 2007.
16. "Predictive Technology Model", http://www.eas.asu.edu/~ptm/.
17. G. Merrett and B. Al-Hashimi, "Leakage power analysis and comparison of deep submicron logic gates," PATMOS, pp. 198-207, Sep. 2004.
18. J. Giorgetti and G. Scotti, "Analysis of data dependence of leakage current in CMOS cryptographic hardware," Proceedings of the 17th Great Lakes Symposium on VLSI, GLSVLSI, pp. 78-83, 2007.
19. National Bureau of Standards, "Data Encryption Standard," Federal Information Processing Standards Publication 46, January 1977.