Bounded model checking of compositional processes

Proceedings - 2nd IFIP/IEEE International Symposium on Theoretical Aspects of Software Engineering, TASE 2008

Volumn , Issue , 2008, Pages 23-30

  Sun, Jun ^a   Liu, Yang ^a   Dong, Jin Song ^a   Sun, Jing ^b  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b UNIVERSITY OF AUCKLAND   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

BOUNDED MODEL CHECKING;

ALGEBRA; BOOLEAN FUNCTIONS; COMPUTER NETWORKS; ENCODING (SYMBOLS); MODEL STRUCTURES; REAL TIME SYSTEMS; SOFTWARE ENGINEERING; STATE SPACE METHODS;

MODEL CHECKING;

EID: 51749084162     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TASE.2008.12     Document Type: Conference Paper

References (24)

1. SAT Competition. http://www.satcompetition.org/.
2. R. Alur, L. J. Jagadeesan, J. J. Kott, and J. V. Olnhausen. Model-Checking of Real-Time Systems: A Telecommunications Application (Experience Report). In Proc. of the 19th Inter. Conf. on Soft. Eng. (ICSE'97), pages 514-524, 1997.
3. A. Armando, J. Mantovani, and L. Platania. Bounded Model Checking of Software Using SMT Solvers Instead of SAT Solvers. In Proc. of the 13th Inte. SPIN Workshop on Model Checking Software (SPIN 2006), pages 146-162, 2006.
4. A. Biere, A. Cimatti, E. M. Clarke, and Y. S. Zhu. Symbolic Model Checking without BDDs. In Proc. of the 5th Inter. Conf. on Tools and Algorithms for Construction and Analysis of Systems (TACAS'99), pages 193-207. Springer, 1999.
5. A. Biere, E. M. Clarke, R. Raimi, and Y. S. Zhu. Verifiying Safety Properties of a Power PC Microprocessor Using Symbolic Model Checking without BDDs. In Proc. of the 11th Inter. Conf. on Computer Aided Verification (CAV'99), pages 60-71. Springer, 1999.
6. P. Brooke. A Timed Semantics for a Hierarchical Design Notation. PhD thesis, University of York, 1999.
7. S. D. Brookes, A. W. Roscoe, and D. J. Walker. An Operational Semantics for CSP. Technical report, 1986.
8. R. E. Bryant, S. K. Lahiri, and S. A. Seshia. Convergence Testing in Term-Level Bounded Model Checking. In Proc. of the 12th IFIP WG 10.5 Advanced Research Working Conf. on Correct Hardware Design and Veri. Methods (CHARME 2003), pages 348-362, 2003.
9. J. R. Burch, E. M. Clarke, K. L. McMillan, and D. L. Dill. Sequential Circuit Verification Using Symbolic Model Checking. In Proc. of the 27th ACM/IEEE Design Automation Conf. (DAC'90), pages 46-51, 1990.
10. J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang. Symbolic Model Checking: 1020 States and Beyond. Inf. Comput., 98(2):142-170, 1992.
11. S. Chaki, E. M. Clarke, J. Ouaknine, N. Sharygina, and N. Sinha. State/Event-Based Software Model Checking. In Proc. of the 4th Inter. Conf. on Integrated Formal Methods (IFM2004), pages 128-147, 2004.
12. A. Cimatti, E. M. Clarke, E. Giunchiglia, F. Giunchiglia, M. Pistore, M. Roveri, R. Sebastiani, and A. Tacchella. NuSMV 2: An OpenSource Tool for Symbolic Model Checking. In Proc. of the 14th Inter. Conf. on Computer Aided Veri. {CAV2002), pages 359-364, 2002.
13. E. M. Clarke, A. Biere, R. Raimi, and Y. S. Zhu. Bounded Model Checking Using Satisfiability Solving. Formal Methods in System Design, 19(1):7-34, 2001.
14. E. M. Clarke, O. Grumberg, and D. A. Peled. Model Checking. The MIT Press, 2000.
15. J. S. Dong, P. Hao, S. C. Qin, J. Sun, and Y Wang. Timed Patterns: TCOZ to Timed Automata. In Proc. of the 6th Inter. Conf. on Formal Engineering Methods (ICFEM 2004), pages 483-498. Springer, 2004.
16. J. S. Dong, P. Hao, J. Sun, and X. Zhang. A Reasoning Method for Timed CSP Based on Constraint Solving. In Proc. of the 8th Inter. Conf. on Formal Engineering Methods (ICFEM 2006), pages 342-359. Springer, 2006.
17. J. S. Dong, Y. Liu, J. Sun, and X. Zhang. Verification of Computation Orchestration Via Timed Automata. In Proc. of the 8th Inte. Conference on Formal Engineering Methods (ICFEM 2006), 2006.
18. P. Gastin and D. Oddoux. Fast LTL to Büchi Automata Translation. In Proc. of the 13th Inter. Conf. on Computer Aided Verification (CAV2001), pages 53-65. Springer, 2001.
19. C.A.R. Hoare. Communicating Sequential Processes. Inter. Series in Computer Science. Prentice-Hall, 1985. New version at www.usingcsp.com/cspbook. pdf.
20. G. J. Holzmann. The Model Checker SPIN. IEEE Trans. on Soft. Eng., 23(5):279-295, 1997.
21. A.W Roscoe. The Theory and Practice of Concurrency. Prentice-Hall, 1997.
22. O. Strichman. Accelerating Bounded Model Checking of Safety Properties. Formal Methods in System Design, 24(1):5-24, 2004.
23. J. Sun, Y. Liu, and J. S. Dong. A Simulator and Model Checker for CSP. http://www.comp.nus.edu.sg/~liuyang/pat/, 2007.
24. Wenhui Zhang. SAT-Based Verification of LTL Formulas. In Proc. of the 11th International Workshop 2006, pages 277-292, 2006.