Hardware support for accelerating data movement in server platform

IEEE Transactions on Computers

Volumn 56, Issue 6, 2007, Pages 740-753

  Zhao, Li ^a   Bhuyan, Laxmi N ^b   Iyer, Ravi ^a   Makineni, Srihari ^a   Newell, Donald ^a  

^a INTEL CORPORATION   (United States)

^b University of California Riverside   (United States)

Author keywords

Copy engine; Hardware acceleration; Performance evaluation; Servers; TCP IP

Indexed keywords

APPLICATION EXECUTIONS; COMMON OPERATIONS; COPY ENGINE; DATA MOVEMENTS; DETAILED MODELS; DIRECT MEMORY ACCESS; EXECUTION-DRIVEN SIMULATORS; HARDWARE ACCELERATION; HARDWARE SUPPORTS; LATENCY HIDINGS; MEMORY ACCESS; NETWORK PROCESSING; OUT-OF-ORDER EXECUTIONS; OVERHEAD COMMUNICATIONS; PERFORMANCE EVALUATION; PRE-FETCHING; SERVER PLATFORMS; SIMULATION RESULTS; TCP/IP; TIGHTLY-COUPLED; TWO DIMENSIONS;

CLOSED LOOP CONTROL SYSTEMS; DIES; HARDWARE; INTERNET PROTOCOLS; MICROPROCESSOR CHIPS; SERVERS; SIGNALING;

ENGINES;

EID: 51649106520     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2007.1036     Document Type: Article

References (34)

1. AU-S3000, http://vodka.auroravlsi.com/website/product_briefs/ au-s3000_brief.pdf, 2003.
2. L.A. Barroso et al., "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing," Proc. 27th ACM Int'l Symp. Computer Architecture, June 2000.
3. J. Brustoloni, "Interoperation of Copy Avoidance in Network and File I/O," Proc. IEEE INFOCOM '99, pp. 534-542, Mar. 1999.
4. J. Brustoloni and P. Steenkiste, "Effects of Buffering Semantics on I/O Performance," Proc. 1996 Symp. Operating Systems Design and Implementation (OSDI II), pp. 277-291, Oct. 1996.
5. D. Callahan et al., "Software Prefetching," Proc. Fourth ACM Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS '91), Apr. 1991, Multithreading, vol. 35, Mar. 2003.
6. J. Cater et al., "Impulse: Building a Smarter Memory Controller," Proc. Fifth Int'l Symp. High-Performance Computer Architecture (HPCA 5) Jan. 1999.
7. T. Chen, "An Effective Programmable Prefetch Engine for On-Chip Caches," Proc. Micro-28, pp. 237-242, Dec. 1995.
8. D. Clark et al., "An Analysis of TCP Processing Overhead," IEEE Comm., pp. 23-29, June 1989.
9. D. Clark and D.L. Tennenhouse, "Architectural Considerations for a New Generation of Protocols," Proc. ACM Conf. Applications, Technologies, Architectures, and Protocols for Computer Comm. (SIGCOMM '90), pp. 200-208, Sept. 1990.
10. DDR Memory, http://www.intel.com/technology/memory/, 2004.
11. A. Earls, "TCP Offload Engines Finally Arrive," Storage Magazine Mar. 2002, http://storagemagazine.techtarget.com/.
12. A. Foong et al., "TCP Performance Analysis Revisited," Proc. IEEE Int'l Symp. Performance Analysis of Software and Systems (ISPASS '03) Mar. 2003.
13. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, second ed. Morgan Kaufmann, 1995.
14. Y. Hoskote et al., "A 10GHz TCP Offload Accelerator for 10Gb/s Ethernet in 90nm Dual-Vt CMOS," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC '03), 2003.
15. "IA-32 Intel Architecture Optimization Reference Manual," http://www.intel.com/design/Pentium4/documentation.htm, 1999.
16. iSCSI, IP Storage Working Group, Internet Draft, work in progress.
17. S. Makineni and R. Iyer, "Performance Characterization of TCP/IP Processing in Commercial Server Workloads," Proc. Sixth IEEE Workshop Workload Characterization (WWC-6), Oct. 2003.
18. S. Makineni and R. Iyer, "Architectural Characterization of TCP/IP Packet Processing on the Pentium M Microprocessor," Proc. 10th Int'l Symp. High-Performance Computer Architecture, Feb. 2004.
19. D. Marr et al., "Hyper-Threading Technology Architecture and Microarchitecture," Intel Technology J., Feb. 2002.
20. M.K. McKusick, K. Bostic, M.J. Karels, and J.S. Quarterman, The Design and Implementation of the 4.4BSD Unix Operating System. Addison-Wesley Publishing, 1996.
21. J. Mogul, "TCP Offload Is a Dumb Idea Whose Time Has Come," Proc. Symp. Hot Operating Systems (HOT OS), 2003.
22. D. Patterson et al., "A Case for Intelligent DRAM: IRAM," IEEE Micro, Apr. 1997.
23. J.B. Postel, "Transmission Control Protocol," RFC 793, Information Sciences Inst., Sept. 1981.
24. "Pentium(R) Pro Family Developer's Manual: Specifications," vol. 1, http://developer.intel.com/design/archives/processors/pro/docs/ 242690.htm, 1996.
25. RDMA Consortium, http://www.rdmaconsortium.org., 2003.
26. Remote Direct Data Placement Working Group, http://www.ietf.org/ html.charters/rddpcharter.html, 2005.
27. SimpleScalar LLC, http://www.simplescalar.com, 2000.
28. The SPECweb99 Benchmark, http://www.spec.org/osg/web99/, 1999.
29. "Accelerating Core Networking Functions Using the UltraSPARC VIS[tm] Instruction Set," Sun Microsystems Laboratories http://www.sun.com, 1996.
30. M.N. Thadani and Y.A. Khalidi, "An Efficient Zero-Copy I/O Framework for UNIX," Technical Report SMLI TR-95-39, Sun Microsystems Laboratories, May 1995.
31. The TPC-C Benchmark, http://www.tpc.org/tpcc/, 2005.
32. The TPC-W Benchmark, http://www.tpc.org/tpcw/, 2005.
33. D. Tullsen, S. Eggers, and H. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proc. 22nd Ann. Int'l Symp. Computer Architecture, pp. 392-403, June 1995.
34. T. Ungerer, B. Robic, and J. Silc, "Multithreaded Processors," Computer J., vol. 45, no. 3, 2002.