MIMO OFDM Physical layer real-time prototyping

IEEE Wireless Communications and Networking Conference, WCNC

Volumn , Issue , 2008, Pages 18-23

  Iacono, Daniele Lo ^a   Ronchi, Marco ^a   Torre, Luigi Della ^a   Osnato, Fabio ^a  

^a STMICROELECTRONICS   (Italy)

Author keywords

ASIC; FPGA; MIMO; OFDM; W LAN

Indexed keywords

ASIC; FPGA; MIMO; OFDM; W-LAN;

CELLULAR TELEPHONE SYSTEMS; COMMUNICATION SYSTEMS; COMPUTER NETWORKS; FREQUENCY ALLOCATION; FREQUENCY DIVISION MULTIPLEXING; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; LOCAL AREA NETWORKS; MIM DEVICES; MOBILE COMPUTING; MODULATION; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; SPECTRUM ANALYZERS; STANDARDS; TECHNOLOGY; WIRELESS TELECOMMUNICATION SYSTEMS;

MULTIPLEXING;

EID: 51649089845     PISSN: 15253511     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. G.L. Stüber, J.R. Barry, S.W. McLaughlin, Y. Li, M.A. Ingram, and T.G. Pratt, "Broadband MIMO-OFDM Wireless Communications", Proc. of IEEE, vol. 92, pp. 271-294, Feb. 2004.
2. "Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: Enhancements for Higher Throughput", IEEE Draft 802.11n/D2.05, Jul. 2007.
3. A. Sadat, W.B. Mikhael, "Fast Fourier Transform for High Speed OFDM Wireless Multimedia System", IEEE 44th Midwest Symposium on Circuits and Systems, vol. 2, pp. 938-942, Aug. 2001.
4. S. Alamouti, "A Simple Transmit Diversity Technique for Wireless Communications", IEEE J. Select. Areas Commun., vol. 16, pp. 1451-1458, Oct. 1998.
5. V. Tarokh, H. Jafarkhani, and A. R. Calderbank, "Space-Time Block Codes from Orthogonal Designs", IEEE Trans. Inform. Theory, vol. 45, pp. 1456-1467, Jul. 1999.
6. V. Tarokh, N. Seshadri, and A. R. Calderbank, "Space-Time Codes for High Data Rate Wireless Communication: Performance Criterion and Code Construction", IEEE Trans. Inform. Theory, vol. 44, pp. 744-765, Mar. 1998.
7. G.G. Raleigh, J.M. Cioffi, "Spatio-Temporal Coding for Wireless Communications", IEEE Global Telecommunications Conference, vol. 3, pp. 1809-1814, Nov. 1996.
8. "Design Compiler Ultra: Design Compiler at Best", Design Compiler Ultra DS, Synopsys Inc., www.synopsys.com, 2006.
9. "Synplify Premier: The Ultimate in FPGA Implementation and Debug", 20607SPR, Synplicity Inc., www.synplicity.com, 2007.
10. P.J. Black, T.H. Meng, "A 140-Mbps, 32-state, Radix-4 Viterbi Decoder", IEEE Journal of Solid-State Circuits, vol. 27, pp. 1877-1885, Dec. 1992.
11. "Virtex-4 Family Overview", DS112v2.0, www.xilinx.com, Jan. 2007.
12. "Realview Hardware Platforms", ARM DOI 0241-1/03.07, www.arm.com, Mar. 2007.