Dose map and placement co-optimization for timing yield enhancement and leakage power reduction

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 516-521

  Jeong, Kwangok ^a   Kahng, Andrew B ^a   Park, Chul Hong ^a   Yao, Hailong ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Dose map; Leakage power reduction; Placement; Timing yield

Indexed keywords

DOSE MAP; LEAKAGE POWER; LEAKAGE POWER REDUCTION; PLACEMENT; TIMING YIELD;

CAPACITANCE; COMPUTER AIDED DESIGN; DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; MAPS; MATHEMATICAL PROGRAMMING; NONLINEAR PROGRAMMING; TIME MEASUREMENT;

OPTIMIZATION;

EID: 51549086167     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555871     Document Type: Conference Paper

References (14)

1. P. Gupta and A. B. Kahng, "Manufacturing-aware physical design", Proc. IEEE/ACM ICCAD, 2003, pp. 681-687.
2. S. Bhardwaj, Y. Cao and S. Vrudhula, "Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage," IEEE ASPDAC, 2006, pp. 953-958.
3. P. Gupta, A. B. Kahng, P. Sharma and D. Sylvester, "Gate-length biasing for runtime-leakage control," IEEE Trans. on CAD, 25(8) (2006), pp. 1475-1485.
4. http://wps2a.semi.org/cms/groups/public/documents/members only/van_schoot_presentat ion.pdf.
5. I. Pollentier, S. Y. Cheng, B. Baudemprez et al., "In-line lithography cluster monitoring and control using integrated scatterometry," in Proc. SPIE on Data Analysis and Modeling for Process Control, vol. 5378, 2004, pp. 105-115.
6. J. B. van Schoot, O. Noordman, P. Vanoppen et al., "CD uniformity improvement by active scanner corrections," Proc. SPIE Symp. on Optical Microlithography XV, vol. 4691, 2002, pp. 304-314.
7. G. Zhang, M. Terry, S. O'Brien et al., "65nm node gate pattern using attenuated phase shift mask with off-axis illumination and sub-resolution assist features," Proc. SPIE Symp. on Optical Microlithography XVIII, vol. 5754, 2005, pp. 760-772.
8. N. Jeewakhan, N. Shamma, S.-J. Choi et al., "Application of dosemapper for 65-nm gate CD control: strategies and results," Proc. SPIE Symp. on Photomask Technology, vol. 6349, 2006, p. 63490G.
9. R. Seltmann, R. Stephan, M. Mazur et al., "ACLV-analysis in production and its impact on product performance," Proc. SPIE Symp. on Optical Microlithography XVI, vol. 5040, 2003, pp. 530-540.
10. http://www.asml.com/
11. C.-P. Chen, C. C. N. Chu and D. F. Wong, "Fast and exact simultaneous gate and wire sizing by lagrangian relaxation," IEEE Trans. on CAD 18(7) (1999), pp. 1014-1025.
12. http://www.ilog.com/products/cplex/
13. Synopsys PrimeTime. http://www.synopsys.com/
14. Cadence SOC Encounter. http://www.cadence.com/