Complex-valued QR decomposition implementation for MIMO receivers

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn , Issue , 2008, Pages 1433-1436

  Salmela, Perttu ^a   Burian, Adrian ^b   Sorokin, Harri ^a   Takala, Jarmo ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

^b NOKIA RESEARCH CENTER   (United States)

Author keywords

MIMO; Ocessor; QR decomposition; TTA

Indexed keywords

ACOUSTICS; CELLULAR RADIO SYSTEMS; COMPUTER SYSTEMS; DIGITAL ARITHMETIC; LEARNING SYSTEMS; SIGNAL PROCESSING; SIGNAL RECEIVERS; SPEECH;

MIMO; OCESSOR; QR DECOMPOSITION; TTA;

MIM DEVICES;

EID: 51449086843     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2008.4517889     Document Type: Conference Paper

References (14)

1. R. Bachl, P. Gunreben, S. Das, and S. Tatesh, "The long term evolution towards a new 3GPP* air interface standard," Bell Labs Technical Journal, vol. 11, no. 4, pp. 25-51, Mar. 2007.
2. S. Y. Kung, VLSI Array Processors. Upper Saddle River, NJ, USA: Prentice-Hall, 1987.
3. R. Andraka, "A survey of cordic algorithms for fpga based computers," in Sixth ACM/SIGDA Int. Symp. on Field-Programmable Gate Arrays, Monterey, CA, USA, Feb. 1998, pp. 191-200.
4. Z. Liu, K. Dickson, and J. V. McCanny, "Application-specific instruction set processor for SoC implementation of modern signal processing algorithms," IEEE Tran. on Circuits and Systems, vol. 52, no. 4, pp. 755-765, Apr. 2006.
5. "Implementation of CORDIC-based QRD-RLS algorithm on Altera Stratix FPGA with embedded Nios soft processor technology," Altera Corporation, San Jose, CA, USA, white paper, Mar. 2004.
6. A. Maltsev, V. Pestretsov, R. Maslennikov, and A. Khoryaev, "Triangular systolic array with reduced latency for QR-decomposition of complex matrices," in IEEE Inter. Symp. on Circuits and Systems, Kos, Greece, May 2006, pp. 385-388.
7. C. K. Singh, S. H. Prasad, and P. T. Balsara, "VLSI architecture for matrix inversion using modified Gram-Schmidt based QR decomposition," in Int. Conf. on VLSI Design, Bangalore, India, Jan. 2007, pp. 836-841.
8. F. Edman and V. Öwall, "A scalable pipelined complex valued matrix inversion architecture," in IEEE Int. Symp. on Circuits and Systems, vol. 5, Kobe, Japan, May 2005, pp. 4489-4492.
9. G. H. Golub, Matrix Computations. Baltimore, MD, USA: John Hopkins University Press, 1989.
10. "3GPP TR 25.876 multiple input multiple output in UTRA," 3rd Generation Partnership Project, Tech. Rep., Oct. 2005.
11. H. Corporaal, "Design of transport triggered architectures," in 4th Great Lakes Symp. Design Autom. of High Perf. VLSI Syst., Notre Dame, IN, USA, Mar. 1994, pp. 130-135.
12. W. F. Wong and E. Goto, "Fast hardware-based algorithms for elementary function computations using rectangular multipliers," IEEE Trans. On Computers, vol. 43, no. 3, pp. 278-294, Mar. 1994.
13. T. Pitkänen, R. Mäkinen, J. Heikkinen, T. Partanen, and J. Takala, "Low-power, high-performance TTA processor for 1024-point fast fourier transform," in Embed. Comp. Systs.: Architectures, Modelling, and Simulation, vol. LNCS 4017. Berlin, Germany: Springer-Verlag, 2006, pp. 227-236.
14. P. Salmela, C.-C. Shen, S. S. Bhattacharyya, and J. Takala, "Synthesis of DSP architectures using libraries of coarsegrain configurations," in IEEE Workshop on Sign. Proc. Systs., Shanghai, China, Oct. 2007, pp. 475-480.