A design flow tailored for self dynamic reconfigurable architecture

IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM

Volumn , Issue , 2008, Pages

  Cancare, Fabio ^a   Santambrogio, Marco D ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; EMBEDDED SYSTEMS; INTEGRATED CIRCUITS;

LEVEL DESIGN; NEW DESIGN; PARALLEL AND DISTRIBUTED PROCESSING; RECONFIGURABLE EMBEDDED SYSTEMS;

DESIGN;

EID: 51049089341     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2008.4536526     Document Type: Conference Paper

References (35)

1. Katherine Compton and Scott Hauck. Reconfigurable computing: A survey of systems and software. ACM Comput. Surv., 34(2):171-210, 2002.
2. H. Kalte, M. Porrmann, and U. Rückert. System-on-programmable-chip approach enabling online fine-grained 1D-placement. In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS) - Reconfigurable Architectures Workshop (RAW), Santa Fé, New Mexico, 2004. IEEE Computer Society.
3. Xilinx Inc. Two Flows of Partial Reconfiguration: Module Based or Difference Based. Technical Report XAPP290, Xilinx Inc., September 2004.
4. Xilinx Inc. Early Access Partial Reconfiguration Guide. Xilinx Inc., 2006.
5. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght. Modular dynamic reconfiguration in virtex fpgas. Computers and Digital Techniques, IEE Proceedings-, 153(3):157-164, 2006.
6. B. Blodget, S. McMillan, Brandon Blodget1, E. Keller P. J. Roxby, and P. Sundararajan1. A self-reconfiguring platform. Field Programmable Logic and Applications, pages 565-574, 2003.
7. A. Donato, F. Ferrandi, M. D. Santambrogio, and D. Sciuto. Operating system support for dynamically reconfigurable soc architectures. In 7th International Symposium on System-on-Chip, pages 235-238, 2005.
8. Brandon Blodget, Philip James-Roxby, Eric Keller, Scott McMillan, and Prasanna Sundararajan. A Self-reconfiguring Platform. In Peter Y. K. Cheung, George A. Constantinides, and José T. de Sousa, editors, Proceedings of the Field Programmable Logic and Application, 13th International Conference, FPL 2003, volume 2778 of Lecture Notes in Computer Science. Springer, 2003.
9. Christoph Steiger, Herbert Walder, and Marco Platzner. Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks. IEEE Trans. Computers, 53(11):1393-1407, 2004.
10. Michael Ullmann, Michael Hübner, Björn Grimm, and Jürgen Becker. An fpga run-time system for dynamical on-demand reconfiguration. In Proc. of the 18th International Parallel and Distributed Processing Symposium, 2004.
11. J. R. Hauser and J. Wawrzynek. Garp: A MIPS Processor with a Reconfigurable Coprocessor. IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
12. H. F. Silverman. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, March 1993.
13. Seth Copen Goldstein, Herman Schmit, Mihai Budiu, Srihari Cadambi, Matt Moe, and R. Reed Taylor. Piperench: A reconfigurable architecture and compiler. In Computer, volume 33, pages 70-77, 2000.
14. Ming-Hau Lee, Hartej Singh, Guangming Lu, Nader Bagherzadeh, Fadi J. Kurdahi, Eliseu M. C. Filho, and Vladimir Castro Alves. Design and implementation of the morphosys reconfigurable computing processor. In J. VLSI Signal Process. Syst., volume 24, pages 147-164, 2000.
15. Markus Koester, Heiko Kalte, and Mario Porrmann. Task placement for heterogeneous reconfigurable architectures. In Proceedings of the IEEE 2005 Conference on Field-Programmable Technology (FPT'05), 2005.
16. Heiko Kalte and Mario Porrmann. REPLICA2Pro: Task relocation by bitstream manipulation in Virtex-II/Pro FPGAs. In Proc. of the ACM International Conference on Computing Frontiers, 2006.
17. Edson L. Horta, John W. Lockwood, and David Parlour. Dynamic hardware plugins in an fpga with partial run-time reconfigurtion. pages 844-848, 1993.
18. Hartej Singh, Guangming Lu, Eliseu Filho, Rafael Maestre, Ming-Hau Lee, Fadi Kurdahi, and Nader Bagherzadeh. Morphosys: case study of a reconfigurable computing system targeting multimedia applications. In Proceedings of the 37th conference on Design automation (DAC00), pages 573-578. ACM Press, 2000.
19. David E. Taylor, John W Lockwood, and Sarang Dharmapurikar. Generalized rad module interface specification of the field programmable port extender (fpx). Washington University, Department of Computer Science. Version 2.0, Technical Report, January 2000.
20. Xilinx Inc. Virtex-5 user guide. Technical Report ug190, Xilinx Inc., February 2007.
21. Xilinx Inc. Xilinx Inc.
22. Heiko Kalte, Mario Porrmann, and Ulrich Ruckert. A prototyping platform for dynamically reconfigurable system on chip designs. In Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), 2002.
23. Alberto Donato, Fabrizio Ferrandi, Marco D. Santambrogio, and Donatella Sciuto. Exploiting partial dynamic reconfiguration for soc design of complex application on fpga platforms. In IFIP VLSI-SOC 2005, 2005.
24. Xilinx Inc. Development system reference guide. Xilinx Inc., 2005.
25. Xilinx Inc. Virtex-4 user guide. Technical Report ug70, Xilinx Inc., March 2007.
26. Fabrizio Ferrandi, Massimo Morandi, Marco Novati, Marco D. Santambrogio, and Donatella Sciuto. Dynamic reconfiguration: Core relocation via partial bitstreams filtering with minimal overhead. In International Symposium on System-on-Chip 06, 2006.
27. H. Kalte, G. Lee, M. Porrmann, and U. Rückert. Replica: A bitstream manipulation filter for module relocation in partial reconfigurable systems. In The 12th Reconfigurable Architectures Workshop (RAW 2005), 2005.
28. Gerard Habay Philippe Butel and Alain Rachet. Managing partial dynamic reconfiguration in virtex-ii pro fpgas. Xcell Journal Online, 2004.
29. Christophe Bobda, Ali Ahmadinia, Kurapati Rajesham, Mateusz Majer, and Adronis Niyonkuru. Partial configuration design and implementation challenges on xilinx virtex fpgas. ARCS Workshops, pages 61-66, 2005.
30. Andreas Weisensee and Darran Nathan. A self-reconfigurable computing platform hardware architecture, 2004.
31. Ewerson Carvalho, Ney Calazans, Eduardo Briao, and Fernando Moraes. Padreh: a framework for the design and implementation of dynamically and partially reconfigurable systems. In SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system design, pages 10-15, New York, NY, USA, 2004. ACM Press.
32. V. Rana, M. D. Santambrogio, and D. Sciuto. Dynamic reconfigurability in embedded system design. In IEEE International Symposium on Circuits and Systems, pages 2734-2737, May 2007.
33. M. Murgida, A. Panella, V. Rana, M. D. Santambrogio, and D. Sciuto. Fast ip-core generation in a partial dynamic reconfiguration workflow. In 14th IFIP International Conference on Very Large Scale Integration - IFIP VLSI-SOC, October 2006.
34. M. Giorgetta, M. D. Santambrogio, P. Spoletini, and D. Sciuto. A graph-coloring approach to the allocation and tasks scheduling for reconfigurable architectures. In 14th IFIP International Conference on Very Large Scale Integration - IFIP VLSI-SOC, October 2006.
35. R. Maestra, F.J. Kurdahi, M. Fernandez, R. Hermida, N. Bagherzadeh, and H. Singh. A framework for reconfigurable computing: Task scheduling and context management. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 9(6):858-873, December 2001.