Modeling thermal effects in nano-devices

Journal of Computational Electronics

Volumn 7, Issue 3, 2008, Pages 226-230

  Raleva, Katerina ^a   Vasileska, Dragica ^b   Goodnick, Stephen M ^b   Dzekov, Tomislav ^a  

^a SS CYRIL AND METHODIUS UNIVERSITY   (Macedonia)

^b ARIZONA STATE UNIVERSITY   (United States)

Author keywords

Particle based simulations; SOI devices; Thermal effects

Indexed keywords

NANO-DEVICES; PARTICLE-BASED SIMULATIONS; SELF-HEATING EFFECTS; SOI DEVICES; THERMAL EFFECTS;

EID: 50949115616     PISSN: 15698025     EISSN: 15728137     Source Type: Journal    
DOI: 10.1007/s10825-008-0189-3     Document Type: Article

References (5)

1. Chau, R., Doyle, B., Doczy, M., Datta, S., Hareland, S., Jin, B., Kavalieros, J., Metz, M.: Silicon nano-transistors and breaking the 10 nm physical gate length barrier. In: Device Research Conference, pp. 123-126, 23-25 June 2003
2. Pop, E., Banerjee, K., Sverdrup, P., Dutton, R., Goodson, K.: Localized heating effects and scaling of sub-0.18 micron CMOS devices. In: IEDM Tech. Dig., p. 679, 2001
3. Chen, G., Shakouri, A.: Trans. ASME 124, 242-252 (2002)
4. Raman, A., Walker, D.G., Fisher, T.S.: Non-equilibrium thermal effects in SOI power transistors. Solid State Electron. 47, 1265-1273 (2003)
5. Vasileska, D., Goodnick, S.M.: Computational Electronics. Morgan & Claypool, San Rafael (2006)