New MTCMOS flip-flops with simple control circuitry and low leakage data retention capability

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2007, Pages 1276-1279

  Liu, Zhiyu ^a   Kursun, Volkan ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

Data preserving sleep mode; Gated ground; Gated power; Multi threshold voltage CMOS; Sequential circuits

Indexed keywords

DATA PRESERVING SLEEP MODE; GATED GROUND; GATED POWER; MULTI-THRESHOLD VOLTAGE CMOS; SEQUENTIAL CIRCUITS;

CHLORINE COMPOUNDS; CMOS INTEGRATED CIRCUITS; FLIP FLOP CIRCUITS; LOGIC CIRCUITS; SWITCHES;

SLEEP RESEARCH;

EID: 50649089110     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2007.4511230     Document Type: Conference Paper

References (9)

1. V. Kursun and E. G. Friedman, Multi-Voltage CMOS Circuit Design, John Wiley & Sons Ltd., 2006, ISBN # 0-470-01023-1.
2. G. Sery, S. Borkar, and V. De, "Life is CMOS: Why Chase Life After?," Proceedings of the IEEE/ACM International Design Automation Conference, pp. 78 - 83, June 2002.
3. S. Mutoh et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE Journal of Solid-State Circuits, Vol. 30, No. 8, pp. 847 - 853, August 1995.
4. J. Kao and A. Chandrakasan, "MTCMOS Sequential Circuits," Proceedings of the European Solid State Circuits Conference, pp. 317 - 320, September 2001.
5. S. Shigematsu et al., "A 1V High-speed MTCMOS Circuit Scheme for Power-down Applications," Proceedings of the IEEE International Symposium on VLSI Circuits, pp. 125 - 126, June 1995.
6. S. Shigematsu et al., "A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits," IEEE Journal of Solid-State Circuits, Vol. 32, No. 6. pp. 861-869, June 1997.
7. M. R. Stan and M. Barcella, "MTCMOS with Outer Feedback (MTOF) Flip-flops," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. V429 - V432, May 2003.
8. Berkeley Predictive Technology Model (BPTM), http://www.device.eecs. berkeley.edu/∼ptm/download.html.
9. Z. Liu and V. Kursun, "High Read Stability and Low Leakage Cache Memory Cell," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 2774-2777, May 2007.