Perspectives of reconfigurable computing in research, industry and education

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1482, Issue , 1998, Pages 39-48

  Becker, Jürgen ^a   Kirschbaum, Andreas ^a   Renner, Frank Michael ^a   Glesner, Manfred ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; RECONFIGURABLE ARCHITECTURES;

ACADEMIC FIELDS; COMPUTING SYSTEM; RECONFIGURABLE COMPUTING;

COMPUTER CIRCUITS;

EID: 50249160177     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0055231     Document Type: Conference Paper

References (35)

1. P. Athanas, A. Abbot: Real-Time Image Processing on a Custom Computing Platform, IEEE Computer, vol. 28, no. 2, pp. 16-24, Feb. 1995.
2. R.W. Hartenstein, J. Becker et al.: A Novel Machine Paradigm to Accelerate Scientific Computing; Special issue on Scientific Computing of Computer Science and Informatics Journal, Computer Soc. of India, 1996.
3. D. Ross, O. Vellacott, M Turner: An FPGA-based Hardware Accelerator for Image Processing; Proc. of Inťl. Workshop on Field-Programmable Logic and Applications, 3rd Inťl. Workshop On Field Programmable Logic And Applications, Oxford, September 7-10, 1993.
4. R.W. Hartenstein, J. Becker et al.: A Reconfigurable Machine for Applications in Image and Video Compression; Hurop. Symp. on Advanced Networks and Services, Conf. on Compression Technologies & Standards for Image & Video Compression, Amsterdam, The Netherlands, March 20-24, 1995.
5. T. H. Draycr, W.E. King, J. G Tront, R.W. Conners: A Modular Reprogrammable Real-Time Processing Hardware, MORPH; FOCM'95, IF. IIR ComputerSociety Press, Nnpa, CA, April 1995.
6. A.L. Ablxitt, P.M. Athanas, L. Clicn, R.L. Elliott: Finding Lines and Building Pyramids with Splash 2; IEEE Workshop on FPGAs f. Custom Computing Machines, FCCM'94, IEEE Computer Soc. Press, Napa, CA, pp. 155-161, April 1994.
7. J. Becker, R.W. Hartenstein et al.: High-Performance Computing Using a Reconfigurable Accelerator; Proc. of Workshop on High Performance Computing, Montreal, Canada, July 1995.
8. M. Shand: Flexible Image Acquisition Using Reconfigurable Hardware; FCCM'95, IEEE Computer Society Press, Napa, CA, April 1995.
9. T. Hollstein, A. Kirschbaum. M. Glesner: A Prototyping Environment for Fuzzy Controllers; 7th Inťl. Workshop On Field Programmable Logic And Applications, FPL97, London, UK, Sept. 1-3, 1997, Lecture Notes in Computer Science 1304, Springer Press, 1997.
10. J. Villasenor, W.H. Mangione-Smith: Configurable Computing; Scientific American, June 1997.
11. G Estrin: Organization of Computer Systems: The Fixed-plus Variable Structure Computer; Proc. of the Western Joint Computer Conference, pp. 33-40, 1960.
12. R.J. Peterson, B.L. Hutchings: An Assessment of Ihc snilability of FPGA-Based Systems for Use in Digilal Signal Processing; 5th Inťl. Workshop On Field Programmable Logic And Applications, FPL'95, Oxford, UK, Sept. 1997, Springer Press, 1997.
13. A. DelIon: DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century; IEEE Workshop on FPGAs f. Custom Computing Machines, FCCM'94, IEEE Computer Soc. Press, Napa, CA, April 1994.
14. R.W. Hartenstein: An Overview on Custom Computing Machines; Workshop on Design Methodologies for Microelectronics, Invited Paper, Smolenice Castle, Slovakia, Sept. 1995.
15. R. Kress: Configurable Computing-The Software Gap; Proc. of Reconfigurable Architectures Workshop RAW'97, held in coonjunction with IPPS'97, Geneva, April 1-5, 1997.
16. W.H. Mangione-Smith, B.L. Hutchings: Configurable Computing: The Road Ahead; Proc. of Reconfigurable Architectures Workshop RAW'97, in coonjunction with IPPS'97, Geneva, April 1-5, 1997.
17. Xilinx, Inc.: The Programmable Logic Data Book, 1996
18. 11' Annual Hawaii Inťl. Conf. on System Science (HICSS-30), January 7-10, Wailea, Maui, Hawaii, USA, 1997.
19. A. DeHon: Reconfigurable Architectures for General-Purpose Computing; Ph. D. thesis (Technical Report 1586), MIT Artificial Intelligence Laboratory, September, 1996.
20. C. Ebling, D.C. Cronquist, P. Franklin: 6th Inťl. Workshop On Field Programmable Logic And Applications, FPL'96, Darmstadt, Germany, Sept. 23-25, 1996, Lecture Notes in Computer Science 1142, Springer Press, 1996.
21. R. Kress: A Fast Reconfigurable ALU forXputers; Ph. D. Thesis, University of Kaiserslautern, 1996.
22. M.-D. Doan; Eine Hardware/Software-Entwurfsumgebung fiir das Rapid-Prototyping von rechenintensiven anwendungsspezifischen Algorithmen in der Mechatronik. DI7 Darmstädtcr Dissertationen, TU Darmstadt, 1997.
23. T. Miyazaki, A. Takahara, M. Katayama, T. Murooka, T. Ichimori, K. Fukami, A. Tsutsui, K. Hayashi: CAD-oriented FPGA and Dedicated CAD System for Telecommunications; 7th Inťl. Workshop On Field Programmable Logic And Applications, FPL'97, London, UK, Sept. 1-3, 1997, Lecture Notes in Computer Science 1304, Springer Press, 1997.
24. N.N.: Special Report: FPGAs as Reconfigurable Processing Elements; B. Fawcett (ed.) XCELL, Xilinx, San Jose, CA, Issue 16, First Quarter 1995 FPGAs.
25. N.N.: WILDFIRE Custom Configurable Computer WAC4010/I6; Document #11502-0000, Rev. C, Annapolis Micro Systems Inc., April 1995.
26. Virtual Computer Corporation: http: //www. vcc. com
27. N.N.: Giga Ops: G-8(X) Dynamically Reconfigurable Accelerator Mother Board; Preliminary Documentation, Rev. 0. 5, Giga Operations Corporation, Berkeley, 1993.
28. Digital Equipment Corporation: http: //www. research. digital. com/SRC/pamette
29. S.A. Guccione: List of FPGA-based Computing Machines; http: //www. io. com/~guccionc/HW_list. html, last updated February 10, 1998
30. ProTest, Biel School of Engineering, http: //www. isbiel. ch/I3S/e. himl
31. J. Becker: A Partitioning Compiler for Computers with Xputer-based Accelerators; Ph. D. dissertation, University of Kaiserslautern, Germany, 1997.
32. A. Kirschbaum, M. Glesner: Rapid Prototyping of Communication Architectures. In IEEE Workshop on Rapid System Prototyping, p. 136-141, Chapel Hill, USAJune 1997.
33. M. Gasteier et al.: An Interactive Approach to Hardware/Software Co-Design. ln Int. Workshop on Logic and Architecture Synthesis, p. 211-218, Grcnoble, France, Dec. 1996.
34. A. Kirschbaum, J. Becker, M. Glesner: Run-Time Monitoring of Communication Activities in a Rapid-Prototyping Environment. In IEEE Workshop on Rapid System Prototyping, Leuven, Belgium, June 1998.
35. nd European Workshop on Microelectronics Education, The Netherlands, May 14-15, 1998.