-
1
-
-
50249166572
-
-
S.P.Ierodiaconou, N, Dahnoun, L.-Q. Xu Implementation and Optimisation of a Video Object Segmentation Algorithm on an Embedded DSP Platform, Crime and Security. 2006. The Institution of Engineering and Technology Conference, INSPEC Accession Number: 9518513, pp. 432-437, 13-14 June 2006.
-
S.P.Ierodiaconou, N, Dahnoun, L.-Q. Xu "Implementation and Optimisation of a Video Object Segmentation Algorithm on an Embedded DSP Platform," Crime and Security. 2006. The Institution of Engineering and Technology Conference, INSPEC Accession Number: 9518513, pp. 432-437, 13-14 June 2006.
-
-
-
-
2
-
-
0033285682
-
-
C. Vivas, J. Gomez Ortega and M. Vargas parallel dsp based implementation of an automated visual quality inspection system,Emerging Technologies and Factory Automation, 1999. proceedings. ETFA'99.199 7th IEEE International Conference, Digital Object Identifier: 10.1109/ ETFA. 1999.815429, pp.743-749 1, Barcelona, Spain, 10/18/1999-10/21/1999.
-
C. Vivas, J. Gomez Ortega and M. Vargas "parallel dsp based implementation of an automated visual quality inspection system,"Emerging Technologies and Factory Automation, 1999. proceedings. ETFA'99.199 7th IEEE International Conference, Digital Object Identifier: 10.1109/ ETFA. 1999.815429, pp.743-749 vol.1, Barcelona, Spain, 10/18/1999-10/21/1999.
-
-
-
-
3
-
-
0036970195
-
-
Patrick Murphy, Vinay Bharadwaj, Erik Welsh, J. Patrick Frantz A DSP-Based Platform for Wireless Video Compression, Global Telecommunications Conference, 2002. GLOBE COM' 02.IEEE, Digital Object Identifier: 10.1109/GLOCOM. 2002. 1188499, pp. 1754-1758 2, 17-21 Nov. 2002.
-
Patrick Murphy, Vinay Bharadwaj, Erik Welsh, J. Patrick Frantz "A DSP-Based Platform for Wireless Video Compression," Global Telecommunications Conference, 2002. GLOBE COM' 02.IEEE, Digital Object Identifier: 10.1109/GLOCOM. 2002. 1188499, pp. 1754-1758 vol.2, 17-21 Nov. 2002.
-
-
-
-
4
-
-
34250811320
-
FPGA Based Reconfigurable Platform for Complex Image Processing
-
East Lansing, MI, 7-10 May
-
Manish Kumar Birla "FPGA Based Reconfigurable Platform for Complex Image Processing," Electro/information Technology, 2006 IEEE International Conference, Digital Object Identifier: 10.1109/EIT.2006.252111, pp. 204-209, East Lansing, MI, 7-10 May 2006.
-
(2006)
Electro/information Technology, 2006 IEEE International Conference, Digital Object Identifier: 10.1109/EIT.2006.252111
, pp. 204-209
-
-
Kumar Birla, M.1
-
5
-
-
84969567808
-
-
Marek Gorgon, Jaromir Przybylo FPGA based controller for heterogenous image processing system, Digital systems, Design, 2001. proceedings, Euromicro symposium, Digital Object Identifier: 10.1109/DSD.2001.952366, pp. 453-457, Warsaw, Poland, 09/04/2001 - 09/06/2001.
-
Marek Gorgon, Jaromir Przybylo "FPGA based controller for heterogenous image processing system," Digital systems, Design, 2001. proceedings, Euromicro symposium, Digital Object Identifier: 10.1109/DSD.2001.952366, pp. 453-457, Warsaw, Poland, 09/04/2001 - 09/06/2001.
-
-
-
-
6
-
-
32844474268
-
-
Miguel A. Vega-Rodriguez, Juan M. Sanchez-Perez, Juan A. Gomez-Pulido Real Time Image Processing with Reconfigurable Hardware, Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference, Digital Object Identifier 10.1109/ICECS. 2001. 957718, pp.213-216 1, 2-5 Sept. 2001.
-
Miguel A. Vega-Rodriguez, Juan M. Sanchez-Perez, Juan A. Gomez-Pulido "Real Time Image Processing with Reconfigurable Hardware," Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference, Digital Object Identifier 10.1109/ICECS. 2001. 957718, pp.213-216 vol.1, 2-5 Sept. 2001.
-
-
-
-
7
-
-
50249144566
-
-
Daniel Baumgarthner, Peter Rossler and Wilfried Kubingger performance Benchmark of DSP and FPGA Implementations of Low-Level Vision Algorithms, Computer Vision and Pattern Recogniton, 2007. CVPR '07. IEEE Conference, Digital Object Identifier: 10.1109/ CVPR. 2007. 38342, pp. 1-8, 17-22 June 2007.
-
Daniel Baumgarthner, Peter Rossler and Wilfried Kubingger "performance Benchmark of DSP and FPGA Implementations of Low-Level Vision Algorithms," Computer Vision and Pattern Recogniton, 2007. CVPR '07. IEEE Conference, Digital Object Identifier: 10.1109/ CVPR. 2007. 38342, pp. 1-8, 17-22 June 2007.
-
-
-
-
8
-
-
51349145760
-
-
Duan Jinghong, Deng Yanling, Liang Kun Development of Image Processing System Based on DSP and FPGA, Electronic Measurement and Instruments, 2007. ICEMI '07. 8th International Conference, Digital Object Identifier 10.1109/ICEMI. 2007.4350799, pp. 2-791 - 2-794, Aug. 16 2007-July 18 2007.
-
Duan Jinghong, Deng Yanling, Liang Kun "Development of Image Processing System Based on DSP and FPGA," Electronic Measurement and Instruments, 2007. ICEMI '07. 8th International Conference, Digital Object Identifier 10.1109/ICEMI. 2007.4350799, pp. 2-791 - 2-794, Aug. 16 2007-July 18 2007.
-
-
-
-
9
-
-
34047237842
-
A DSP/FPGA-Based Parallel Architecture for Real-time Image Processing
-
21-23 June
-
Luxin Yan, Tianxu Zhang and Sheng Zhong "A DSP/FPGA-Based Parallel Architecture for Real-time Image Processing," Intelligent Control and Automation, 2006. WCICA 2006. The Sixth World Congress, Digital Object Identifier 10.1109/WCICA.2006.1713959, pp. 10022-10025, 21-23 June 2006.
-
(2006)
Intelligent Control and Automation, 2006. WCICA 2006. The Sixth World Congress, Digital Object Identifier 10.1109/WCICA.2006.1713959
, pp. 10022-10025
-
-
Yan, L.1
Zhang, T.2
Zhong, S.3
-
10
-
-
50249170329
-
-
Road Vehicles - Interchange of Digital Information - Controller Area Network (CAN) for High-Speed Communication, ISO Standard-11 898, Nov. 1993.
-
Road Vehicles - Interchange of Digital Information - Controller Area Network (CAN) for High-Speed Communication, ISO Standard-11 898, Nov. 1993.
-
-
-
|