Exploiting slack time in dynamically reconfigurable processor architectures

ICFPT 2007 - International Conference on Field Programmable Technology

Volumn , Issue , 2007, Pages 381-384

  Schweizer, Thomas ^a   Oppold, Tobias ^a   Oliveira Filho, Julio ^a   Eisenhardt, Sven ^a   Blocher, Kai ^a   Rosenstiel, Wolfgang ^a  

^a UNIVERSITY OF TÜBINGEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

TECHNOLOGY;

DATA PATHS; DYNAMICALLY RECONFIGURABLE PROCESSOR; DYNAMICALLY RECONFIGURABLE PROCESSORS; EXECUTION TIME; INTERNATIONAL CONFERENCES; POWER CONSUMPTION; SLACK-TIME; VOLTAGE SCALING;

PROGRAM PROCESSORS;

EID: 50149106088     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2007.4439291     Document Type: Conference Paper

References (12)

1. T. Sakurai and R. Newton, "Alpha-power law mosfet model and its application to cmos inverter delay and other formulas," IEEE JSSC, vol. 15, no. 5, pp. 584-594, 1990.
2. H. Amano, "A survey of dynamically reconfigurable processors," IEICE Transcations on Communications, vol. E89-B, no. 12, pp. 3179-3189, 2006.
3. M. Motomura, "A dynamically reconfigurable processor architecture," in Microprocessor Forum, 2002.
4. H. Amano, Y. Hasegawa, S. Abe, K. Ishikawa, S. Tsutumi, S. Kurotaki, T. Nakumura, and T. Nishimura, "A context dependent clock control mechanism for dynamically reconfigurable processors," in International Conference on Field Programmable Logic and Applications (FPL), 2006.
5. T. Schweizer, J. Oliveira Filho, T. Oppold, T. Kuhn, and W. Rosenstiel, "Evaluation of temporal-spatial voltage scaling for processor-like reconfigurable architectures," in Euro DesignCon, 2005.
6. K. Usami and M. Horowitz, "Clustered voltage scaling technique for low power design," in International Symposium on Low Power Electronics and Design (ISLPED), 1995.
7. F. Li, Y. Lin, L. He, and J. Cong, "Low-power FPGA using pre-defined dual-vdd/dual-vt fabrics," in International Symposium Field-Programmable Gate Array (FPGA), 2004.
8. D. E. Lackey and P. S. Zuchowski, "Managing power and performance for system-on-chip designs using voltage islands," in International Conference on Computer-Aided Design (ICCAD), 2002.
9. J. Oliver, R. Rao, P. Sultana, J. Crandall, E. Czernikowski, L. W. Jones, D. Franklin, V. Akella, and F. Chong, "Synchroscalar: a multiple clock domain, power-aware, tile-based embedded processor," in International Symposium on Computer Architecture, 2004.
10. T. Oppold, T. Schweizer, T. Kuhn, and W. Rosenstiel, "Cost functions for the design of dynamically reconfigurable processor architectures," in Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI), 2004.
11. B. Mei, A. Lambrechts, D. Verkest, J.-Y. Mignolet, and R. Lauwereins, "Architecture exploration for a reconfigurable architecture template," IEEE Design & Test of Computers, vol. 22, no. 2, pp. 90-101, 2005.
12. T. Oppold, T. Schweizer, J. Oliveira Filho, S. Eisenhardt, T. Kuhn, and W. Rosenstiel, "Execution schemes for dynamically reconfigurable architectures," in Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI), 2006.