|
Volumn , Issue , 2002, Pages 266-269
|
The evaluation of flip chip bumping on Cu/low-κ wafer
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CHEMICAL STABILITY;
CHIP SCALE PACKAGES;
COPPER;
DIELECTRIC MATERIALS;
ELECTRONICS PACKAGING;
FAILURE (MECHANICAL);
INTEGRATED CIRCUIT INTERCONNECTS;
ORGANIC POLYMERS;
QUALITY CONTROL;
SEMICONDUCTOR DEVICES;
SILICON OXIDES;
SILICON WAFERS;
STRESSES;
TENSILE STRENGTH;
CU INTERCONNECTIONS;
ELECTROLESS NICKEL;
ELECTROPLATED COPPER;
HIGH-SPEED DEVICES;
MECHANICAL PERFORMANCE;
SEMI-CONDUCTOR FABRICATION;
SPIN ON DIELECTRICS;
THERMAL DISSIPATION;
FLIP CHIP DEVICES;
|
EID: 50049091643
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/EPTC.2002.1185680 Document Type: Conference Paper |
Times cited : (2)
|
References (5)
|