Reachability problem of marked graphs with batch processing arcs

IECON Proceedings (Industrial Electronics Conference)

Volumn , Issue , 2007, Pages 70-75

  Mizuno, Nami ^a   Ohta, Atsushi ^b   Tsuji, Kohkichi ^a  

^a DENSOTECHNO CO Ltd

^b AICHI PREFECTURAL UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS PROBLEMS; ANNUAL CONFERENCE; BATCH PROCESSING; DISCRETE EVENT SYSTEMS; MARKED GRAPHS; NECESSARY AND SUFFICIENT CONDITIONS; REACH ABILITY; REACHABILITY PROBLEMS;

ELECTRONICS INDUSTRY; GRAPH THEORY; INDUSTRIAL ELECTRONICS; MATHEMATICAL MODELS; PETRI NETS; TURING MACHINES;

FIRING (OF MATERIALS);

EID: 49949100226     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IECON.2007.4459954     Document Type: Conference Paper

References (7)

1. T. Murata, "Petri nets: properties, analysis and applications," Proc. IEEE. vol.77, no.4, pp.541-580, (1989).
2. "Renew(The Reference Net Workshop)," http://www.renew.de/
3. H. Matsuno, "Genomic Object Net: On-going report on biopathway modeling and simulation," Proc. 1st International Symposium on BioSystems, pp.5-22, (2002).
4. S. Yamaguchi, K. Wasaki and Y. Shitama, "A Java/PNML verification framework for concurrent system design based on an extended Petri net," IEICE Technical Report, CST2006-9, (2006).
5. A. Ohta, C. Kato and K. Tsuji, "Analysis of Petri Nets with Batch Processing Arcs," Proc. SICE Annual Conference, pp.517-520 (2004)
6. A. Ohta, C. Kato and K. Tsuji, "Place invariants of Petri nets with batch processing arcs," IEICE Technical Report, vol.103, no.631, pp.31-34, (2004).
7. C. Kato, A. Ohta and K. Tsuji, "Structural Analysis of Petri Nets with Batch Processing Arcs," Proc. 2006 IEEE International Symposium on Circuits and Systems (ISCAS), pp.4475-4478 (2006)