Low quiescent current high speed amplifier for LCD column driver

European Conference on Circuit Theory and Design 2007, ECCTD 2007

Volumn , Issue , 2007, Pages 523-526

  Di Fazio, Salvatore ^a   Pulvirenti, Francesco ^a   Signorelli, Tiziana ^a   Lao, Christian ^b   Pennisi, Salvatore ^b  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF CATANIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT THEORY; OPERATIONAL AMPLIFIERS;

GAIN-BANDWIDTH PRODUCTS; HIGH-SPEED AMPLIFIERS; LCD COLUMN DRIVERS; LOAD CAPACITANCE; LOW CURRENTS; PHASE MARGINS; QUIESCENT CURRENTS; SWITCHED CAPACITOR;

POWER AMPLIFIERS;

EID: 49749119968     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCTD.2007.4529648     Document Type: Conference Paper

References (11)

1. T. Itaku, H. Minamizaki, T. Satio, T. Kuroda, "A 402-output TFT-LCD driver IC with power control based on number of colors selected," IEEE J. Solid-State Circuits, vol. 38, pp. 503-510, Mar. 2003.
2. C.W. Lu, "High-Speed Driving Scheme and Compact High-Speed Low-Power Rail-to. Rail Class-B Buffer Amplifier for LCD Applications," IEEE J. Solid-State Circuits, vol. 39, no11, pp. 1938-1947, Nov. 2004.
3. J.-H. Kim, B.-D. Choi, O.-K. Kwon, "1-Billion-Color TFT-LCD TV with Full HD Format," IEEE Trans. Consumer Electronics, vol. 51, no. 4, pp. 1042-1050, Nov. 2005.
4. M.-D. Ker, C.-K. Deng, J.-L. Huang, "On-Panel Output Buffer With Offset Compensation Technique for Data Driver in LTPS Technology," IEEE J. Display Technology, vol. 2, no. 2, pp. 153-159, June 2006.
5. M. J. Bell, "An LCD Column Driver Using a Switch Capacitor DAC", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2756-2765, Dec. 2005.
6. P. W. Li, M. J. Chin, P.R. Gray, and R. Castello, "A Ratio-Independent Algorithmic Analog-to-Digital Conversion Technique," IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 828-836, Dec. 1984.
7. R. Gregorian, G. Temes, Analog MOS Integrated Circuits for signal processing, John Wiley & Sons, 1986.
8. E. Sackinger, W. Guggenbuhl, "A high-swing, high-impedance MOS cascode circuit," IEEE J. Solid-State Circuits, vol. 25, no 1, pp. 289-298, Feb. 1990.
9. K. Bult, G. J. G. M. Geelen, "A fast-settling CMOS Op Amp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol. 25, No. 6, pp. 1379-1383, Dec. 1990.
10. M. M. Ahmadi, "A new modeling and optimization of gain boosted cascode amplifier for high-speed and low-voltage applications", IEEE Trans. Circ. Syst.-part II, Vol. 53, No 3, pp. 169-173, March. 2006.
11. P. Rombouts, L. Weyten, J. Raman, S. Audenaert, "Capacitor Mismatch Compensation for the Quasi-Passive Switched-Capacitor DAC," IEEE Trans. Circ. Syst.-part I, vol. 45, no. 1, pp. 68-71, Jan. 1998.