Instruction cache energy saving through compiler way-placement

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 1196-1201

  Jones, Timothy M ^a,e   Bartolini, Sandro ^b,e   De Bus, Bruno ^c,e   Cavazos, John ^d   O'Boyle, Michael F P ^a,e  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b UNIVERSITY OF SIENA   (Italy)

^c GHENT UNIVERSITY   (Belgium)

^d UNIVERSITY OF DELAWARE   (United States)

^e HiPEAC ^*

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CACHE MEMORY; INDUSTRIAL ENGINEERING; PROGRAM COMPILERS; TESTING;

ART HARDWARE; CACHE SIZES; EMBEDDED PROCESSORS; ENERGY SAVINGS; EXECUTED INSTRUCTIONS; HARDWARE OVERHEADS; INSTRUCTION CACHES; MEMOIZING; RUN-TIME; SET-ASSOCIATIVE;

ENERGY CONSERVATION;

EID: 49749100728     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484841     Document Type: Conference Paper

References (16)

1. N. Bellas et al. Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Transactions on VLSI, 8(3), 2000.
2. G. Contreras et al. XTREM: a power simulator for the Intel XScale core. In LCTES, 2004.
3. K. Flautner et al. Drowsy caches: Simple techniques for reducing leakage power. In ISCA-29, 2002.
4. M. R. Guthaus et al. MiBench: A free, commercially representative embedded benchmark suite. In WWC-4 (MICRO-34), 2001.
5. C.-H. Hsu et al. Towards efficient supercomputing: A quest for the right metric. In HP-PAC, 2005.
6. K. Inoue et al. Way-predicting set-associative cache for high performance and low energy consumption. In ISLPED, 1999.
7. Intel Corporation. Intel XScale microarchitecture. http://www.mtel. com/design/intelxscale/.
8. T. Ishihara et al. A non-uniform cache architecture for low power system design. In ISLPED, 2005.
9. C. Jung et al. Instruction cache organisation for embedded low-power processors. IEE Electronics Letters, 37(9), 2001.
10. S. Kaxiras et al. Cache decay: Exploiting generational behavior to reduce cache leakage power. In ISCA-28, 2001.
11. J. Kin et al. The filter cache: An energy efficient memory structure. In MICRO-30, 1997.
12. A. Ma et al. Way memoization to reduce fetch energy in instruction caches. In WCED (ISCA-28), 2001.
13. J. Montanaro et al. A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. IEEE JSSC, 31(1), 1996.
14. R. A. Ravindran et al. Compiler managed dynamic instruction placement in a low-power code cache. In CGO, 2005.
15. L. Van Put et al. DIABLO: a reliable, retargetable and extensible link-time rewriting framework. In ISSPLT, 2005.
16. M. Zhang et al. Highly-associative caches for low-power processors. In Koolchips Workshop (MICRO-33), 2000.