Generic multi-phase software-pipelined partial-FFT on instruction-level- parallel architectures and SDR baseband applications

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 598-603

  Li, Min ^a   Novo, David ^a   Bougard, Bruno ^a   Van Der Perre, Liesbet ^a   Catthoor, Francky ^a  

^a IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

INDUSTRIAL ENGINEERING; TESTING;

APPLICATIONS.; BASE BANDS; CONTROL FLOWS; DATA FLOWS; INSTRUCTION-LEVEL; PARALLEL ARCHITECTURES;

FAST FOURIER TRANSFORMS;

EID: 49749098870     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484742     Document Type: Conference Paper

References (19)

1. Z.Hu and H. Wan, "A novel generic fast Fourier transform pruning technique and complexity analysis," IEEE Trans. Signal Process., Jan. 2005 Volume: 53, page(s): 274-282.
2. Murphy, C.D. "Low-complexity FFT structures for OFDM transceivers", IEEE Trans. on Signal Process., Volume: 50, Issue: 12 On page(s): 1878-1881, Dec 2002.
3. 3GPP LTE TR 25.814: Physical layer aspects for E-UTRA.
4. J. D. Markel, FFT pruning, IEEE Trans. Audio Electroacoust., vol. 19, pp. 305-311, Dec. 1971.
5. S. S. He and M. Torkelson, Computing partial DFT for comb spectrum evaluation, IEEE Signal Process. Lett., vol. 3, pp. 173-175, Jun. 1996.
6. Alves, R.G. Osorio, P.L. Swamy, M.N.S. General FFT pruning algorithm, the 43rd IEEE Midwest Symposium on Circuits and Systems, 2000
7. S. R. Rangarajan and S. Srinivasan, Generalized method for pruning an FFT type of transform, Proc. Inst. Elect. Eng. Vis. Image Signal, vol. 144, pp. 189-192, 1997.
8. H. V. Sorensen and C. S. Burrus, Efficient computation of the DFT with only a subset of input or output points, IEEE Trans. Signal Process., vol. 41, pp. 1184-1200, Mar. 1993.
9. K. Nagai, Pruning the decimation-in-time FFT Algorithm with frequency shift, IEEE Trans. Acoust., Speech, Signal Process., vol. ASSP-34, pp. 1008-1010, Aug, 1986.
10. Shousheng He, Torkelson, M. VLSI computation of the partial DFT for (de)modulation inmulti-channel OFDM system, IEEE PIMRC 1995. Sep 1995
11. R.Rajbanshi, A. M. Wyglinski, and G. J. Minden, An Efficient Implementation of NCOFDM Transceivers for Cognitive Radios, IEEE CrownCom 2006.
12. Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti and K. Flautner , SODA: A High-Performance DSP Architecture for Software-Defined Radio, IEEE Micro 2007
13. Ta. Kumura, M. Ikakawa et al, VLIW DSP for mobile Applications, IEEE Signal processing magazine July 2002
14. B. Mei, S. Vernalde, D. Verkest, R. Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proc. of DATE 2004, pp. 1224-1229,
15. V. Allan, R. Jones, R. Lee, and S. Allan. Software Pipelining. ACM Computing Surveys, 27(3), September 1995.
16. TMS320C64x DSP Library Programmer's Reference (Rev. B)
17. Yutai Ma, "An Effective Memory Addressing Scheme for FFT Processors," IEEE Trans. Signal Process., vol. 47, Issue 3, pp. 907-911, March 1999
18. Y. Qian, S. Carr and P. Sweany. "Loop Fusion for Clustered VLIW Architectures", In Proceedings of the ACM 2002 Joint Conference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems, Berlin, Germany, June 19-21, 2002.
19. Z. Shao, C. Xue, Q. Zhuge, B. Xiao and E. H.-M. Sha, Loop Scheduling with Timing and Switching-Activity Minimization for VLIW DSP, ACM Transactions on Design Automation of Electronic Systems, vol. 11, no. 1, pp. 165-185, Jan. 2006.